## Index- Operating System

Sl.No. Name of the Topic

1. Process Management
2. CPU Scheduling
3. Inter Process Communication
4. 

Dead Locks
5. Memory Management
6. Disk Scheduling
7.
Program Evolution

A process has been allocated 3 page frames. Assume that none of the pages of the process are available in the memory initially. The process makes the following sequence of page references (reference string); 1,2,1,3,7,4,5,6,3,1

1) If optimal page replacement policy is used, how many page faults occur for the above reference string?

2 Marks GATE-CSE/TT-2007()
[A] 7
[B] 8
[C]9
[D] 10

## Common Data for Q2 and Q3 is given below

Barrier is a synchronization construct where a set of processes synchronizes globally i.e., each process in the set arrives at the barrier and waits for all others to arrive and then all processes leave the barrier. Let the number of processes in the set be three and $S$ be a binary semaphore with the usual $P$ and $V$ functions. Consider the following C implementation of a barrierwith line numbers shown on the left. Void barrier (void) \{

```
: process _ arrived ++ ;
\ V(S);
4 : while(process _ arrived ! = 3);
5 : P(S);
6 : process_ left ++;
7 : if (process_left = = 3)
8 : process_ arrived = 0;
9 : process _ left = 0;
10 : }
11 : V(S);
}
```

The variables process _ arrived and process _ left are shared among all processes and are initialized to zero. In a concurrent program all the three processes call the barrier function when they need to synchronize globally.
2) 24 . The above implementation of barrier is incorrect. Which one of the following is true ?

2 Marks GATE-CSE/TT-2006()
[A] The barrier implementation is wrong due to the use of binary semaphore $S$
[C]Lines 6 to 10 need not be inside a critical section
[B] The barrier implementation may lead to a deadlock if two barrier invocations are used in immediate succession
[D]The barrier implementation is correct if there are only two processes instead of three
3) Which one of the following rectifies the problem in the implementation?

2 Marks GATE-CSE/IT-2006( )
[B] At the beginning of the barrier the first process to enter the barrier waits until process_ arrived becomes zero before proceeding to execute $P$ (S)
[C]Context switch is disabled at the beginning of the barrier and re-enabled at the end
[D]The variable process_ left is made private instead of shared
4) What is the maximum number of reduce moves that can be taken by a bottom-up parser for a grammar with no epsilon- and unit-production (i.e., of type $A \rightarrow \in$ and $A \rightarrow$ a) to parse a string with $n$ tokens?

1 Marks GATE-CSE/IT-2013()
[A]n/2
[B] $n-1$
[C]2n-1
$[\mathrm{D}] 2^{n}$
5) Which one of the following is the tightest upper bound that represents the time complexity of inserting an object into a binary search tree of $n$ nodes?

1 Marks GATE-CSE/IT-2013()
[A] O(1)
[B]O(log n)
[C]O(n)
[D]O(n $\log n)$
6) Which one of the following is the tightest upper bound that represents the number of swaps required to sort n numbers using selection sort?
[A] $\mathrm{O}(\log n)$
[B]O(n)
[C]O( $n \log n$ )
$[\mathrm{D}] \mathrm{O}\left(n^{2}\right)$
7) A shared variablex, initialized to zero, is operated on byfour concurrent processes $\mathrm{W}, \mathrm{X}, \mathrm{Y}, \mathrm{Z}$ as follows . Each of the processes $W$ and $X$ reads $x$ from memory, increments by one, stores it to memory, and then terminates. Each of the processes $Y$ and $Z$ reads $x$ from memory, decrements by two, stores it to memory, and then terminates. Each process before reading $x$ invokes the Poperation (i.e., wait) on a counting semaphore S and invokes the Voperation (i.e., signal) on the semaphore S after storing x to memory. Semaphore Sis initialized totwo. What is the maximum possible value of $x$ after all processes complete execution?

2 Marks GATE-CSE/IT-2013()
[A]-2
[B]-1
[C] 1
[D]2
8) Which combination of the following features will suffice to characterize an OS as a multi-programmed OS?
(A) More than one program may be loaded into main memory at the same time for execution. (B) If a program waits for certain events such as I/O, another program is immediately scheduled for execution. (C) If the execution of a program terminates, another program is immediately scheduled for execution.
[A] A
[B]A and B
[C]A and C
[D]A, B and C
9)Considera set ofntaskswith known runtimes $r_{1}, r_{2} \ldots$ to be run on a uniprocessor machine. Which of the following processor scheduling algorithms will result in the maximum throughput?

1 Marks GATE-CSE/IT-2001()
[A]Round-Robin
[B]Shortest-Job-First
[C]Highest-Response-Ratio-Next
[D]First-Come-First-Served
10) Which of the following requires a device driver?

1 Marks GATE-CSE/IT-2001( )
[A] Register
[B]Cache
[C]Main memory
[D]Disk
11) Which of the following does not interrupt a running process?

2 Marks GATE-CSE/IT-2001( )
[A] A device
[B]Timer
[C]Scheduler process
[D]Power failure
12) Consider Peterson's algorithm for mutual exclusion between two concurrent processesiandj. The program executed by process is shown below.
repeat
flag[i] =true; turn=j;
while (P) do no-op;
Enter critical section, perform actions, then exitcritical section
Flag[i]=false;
Perform other non-critical section actions. Until false;
For the program to guarantee mutual exclusion, the predicate P in the while loop should be
2 Marks GATE-CSE/IT-2001()
[A] flag[j]=true and turn=i
[B] flag[j]=true and turn=j
[C]flag[i]=true and turn=j
[D]flag[i]=true and turn=i
13) A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The systemfirst accesses 100 distinct pages in someorderand then accesses the same 100 pages but now in the reverse order. How many page faults will occur?

1 Marks GATE-CSE/TT-2010()
[A] 196
[B] 192
[C]197
[D]195
14) A multi-user, multi-processing operating system cannot be implemented on hardware that does not support
[A] Address translation
[B]DMA for disk transfer
[C]At least two modes of CPU execution (privileged and non-privileged)
15) Which of the following actions is / are typically not performed by the operating system when switching context from process $A$ to process $B$ ?

2 Marks GATE-CSE/TT-1999()
[A] Saving current register values and restoring saved register values for process $B$.
[C]Swapping out the memory image of process $A$ to the disk.
16) Raid configurations of the disks are used to provide
[B] Changing address translation tables.
[D] Invalidating the translation look-aside buffer.
[A] Fault-tolerance
[C]high datadensity
[B]High speed
[D]None of the above
17) In a resident - OS computer, which of the following systems must reside in the main memory under all situations?
[A] Assembler
[B] Linker
[C] Loader
[D]Compiler
18) I/O redirection
[A] implies changing the name of a file
[C]implies connection 2 programs through a pipe
[D]Demand paging

2 Marks GATE-CSE/IT-1999(
19) An operating system contains 3 user processes each requiring 2 units of resource R. the minimum number of units of $r$ such that no deadlocks will ever arise is

2 Marks GATE-CSE/IT-1997()
[A] 3
[B] 5
[C]4
[D]6
20) Each process $\mathrm{Pi}, \mathrm{i}=1 \ldots . .9$ is coded as follows
repeat $P$ (mutex)
\{critical section\}
v(mutex)
forever
The code foe P10 is identical except that it uses $v$ (mutex) in place of P (mutex).
What is the largest number of processes that can be inside the critical section at any moment?
2 Marks GATE-CSE/IT-1997( )
[A] 1
[B] 2
[C]3
[D]None of the above
21) The process state transition diagram in Fig. 1.8 is representative of TERMINATED


| $[A]$ abatch operating system |  |
| :--- | :--- |
| [C]an operating system with a non-preemptive <br> scheduler | $[B]$ an operating system with a preemptive scheduler |

22) For the daisy chain scheme of connecting I/O devices, which of the following statements is true?

1 Marks GATE-CSE/IT-1996()
[A] It gives non-uniform priority to various devices.
[B]It gives uniform priority to all devices.
[C] It is only useful for connecting slow devices to a processor device.
[D] It requires a separate interrupt pin on the processor for each device.
23) Consider a system having m resources of the same type. These resources are shared by 3 processes A, $B$ and $C$, Which have peak demands of 3,4 and 6 respectively. For what value of $m$ deadlock will not occur?

2 Marks GATE-CSE/IT-1993()
[A] 7
[B] 9
[C] 10
[D] 13
[E] 15
24) Consider three CPU-intensive processes, whichrequire 10,20 and 30 time units and arrive at times 0,2 , and 6 ,respectively. How many context switchesare needed if the operating system implements a shortest remaining time firstscheduling algorithm ? Do not count the context switches at time zero and atthe end.

1 Marks GATE-CSE/IT-2006()
[A] 1
[B] 2
[C]3
[D]4
25) The atomic feth-and-set $x$, $y$ instruction unconditionallysets the memory location $x$ to 1 and fetches the old value of $x$ in $y$ without allowing any intervening access to the memory location $X$. Consider the following implementation of $P$ and Vfunctions on a binary semaphore $S$.
void $p$ (binary_semaphore *S) \{
unsignedy;
unsigned *x $=\&(S->$ value $) ;\}$
do \{
fetch- and - set $x, y$;
\} while(y);
\}
void V(binary_semphore *S) \{
$\{\mathrm{S}->$ value $=0$;
\}
Which one of the following is true ?
2 Marks GATE-CSE/IT-2006( )
[A] The implementation may not work if context switching is disabled in $P$
${ }^{[C]}$ Theimplementation of Vis wrong
[B] Instead of using fetch-and-set, a pair of normal load/store can be used
[D]The code does not implement a binary semaphore
26) A process executes the following code for ( $\mathrm{i}=0^{\prime} \mathrm{I}<\mathrm{n} ; \mathrm{i}++$ ) fork (); The total number of child processes created is
[A] n
$[\mathrm{B}]_{2^{n}-1}$
$[\mathrm{C}]^{2^{n}}$
$[D]^{2 n+1}-1$

Key Paper

| 1. | A | 2. | B | 3. | B | 4. | C | 5. | C |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6. | B | 7. | D | 8. | D | 9. | B | 10. | B |
| 11. | B | 12. | B | 13. | A | 14. | D | 15. | D |
| 16. | A | 17. | C | 18. | B | 19. | C | 20. | C |
| 21. | B | 22. | A | 23. | A | 24. | D | 25. | A |
| 26. | B |  |  |  |  |  |  |  |  |

1)Consider n processes sharing the CPU in a round-robin fashion. Assuming that each process switch takes s seconds, what must be the quantum size qsuch that the overhead resulting from process switching is minimized but at the same time each process is guaranteed to get its turn at the CPU at least every t seconds?
[A] $] \leq \frac{t-n s}{n-1}$
[B] $q \geq \frac{t-n s}{n-1}$
$[\mathrm{C}]^{q} \leq \frac{t-n s}{n+1}$
[D] $q \geq \frac{t-n s}{n+1}$
2) The correct matching for the following pairs is:
(A) Disk scheduling
(B) Batch processing
(C) Time sharing
(D) Interrupt processing
(1) Round robin
(2) SCAN
(3) LIFO
(4) FIFO
[A] A - $3 \mathrm{~B}-4 \mathrm{C}-2 \mathrm{D}-1$
[B]A - $4 \mathrm{~B}-3 \mathrm{C}-2 \mathrm{D}-1$
[C]A - $2 \mathrm{~B}-4 \mathrm{C}-1 \mathrm{D}-3$
[D]A - $3 B-4 C-3 D-2$
3) When an interrupt occurs, an operating system
[A]ignores the interrupt
[C]always resumes execution of interrupted process after processing the interrupt
[B] always changes state of interrupted process after processing the interrupt
[D] maychange state of interrupted process to 'blocked' and schedule anotherprocess
4) Four jobs to beexecuted on a single processor system arrive attime $0+$ in the order A, B, C, D. theirburst CPU time requirements are $4,1,8,1$ time units respectively. The completion time of $A$ under round robin scheduling with time slice of one time unit is

2 Marks GATE-CSE/IT-1996( )
[A] 10
[B] 4
[C]8
[D] 9
5) Which scheduling policy is most suitable for a time shared operating system?
[A]ShortestJobFirst
[B] RoundRobin
[C]FirstComeFirstServe
[D]Elevator
6) The sequence $\qquad$ is an optimal non-preemptive scheduling sequence for the following jobs which leaves the CPU idle for $\qquad$ unit(s) of time.

| Job | Arrival time | Burst time |
| :---: | :---: | :---: |
| 1 | 0.0 | 9 |
| 2 | 0.6 | 5 |
| 3 | 1.0 | 1 |

[A] $\{3,2,1\}$, 1
[B] $\{2,1,3\}, 0$
$[C]\{3,2,1\}, 0$
[D]\{1, 2, 3\},5
7) Assume that the following jobs are to be executed on a single processor system

| Job Id | CPU Burst time |
| :---: | :---: |
| p | 4 |
| q | 1 |
| r | 8 |
| s | 1 |
| t | 2 |

The jobs are assumed to have arrived attime $0_{-}+$and in the orderp, $q, r, s$, t. calculate the departure time (completion time) for job p if scheduling is round robin with time slice 1 .
[A] 4
[B] 10
[C] 11
[D] 12
[E] none of the above
8) Consider the following statements with respect touser- level threads and kernel-supported thread
(i) Context switch is faster with kernel-supported threads
(ii) For user-level threads, a system call can block the entire process
(c) Kernel-supported threads can be scheduled in dependently
(iv) User-level threads are transparent to the kernel

Which of the above statements are true ?
1 Marks GATE-CSE/TT-2004()
[A](ii), (iii) and (iv) only
[B](ii) and (iii) only
[C](i) and (iii) only
[D](i) and (ii) only
9) Consider the following set of processes, with the arrival times and the CPU-burst times given in
milliseconds

| Process | Arrivaltime | Burst time |
| :---: | :---: | :---: |
| P1 | 0 | 5 |
| P2 | 1 | 3 |
| P3 | 2 | 3 |
| P4 | 4 | 1 |

What is the average turnaround time for these processes with the preemptive shortest remaining processing time first (SRPT) algorithm ?

2 Marks GATE-CSE/IT-2004()
[A] 5.50
[B] 5.75
[C]6.00
[D]6.2
10) Consider three processes (process id $0,1,2$, respectively) with compute time bursts 2,4 , and 8 time units. All processes arrive at time zeo. Consider the longest remaining time first(LRTF) scheduling algorithm. In LRTFties are broken by giving priority to the process with the lowest processid. The average turn around time is

2 Marks GATE-CSE/TT-2006()
[A] 13 units
[B] 14 units
[C]15 units
[D]16 units
11) Consider three processes, all arriving at time zero, with total execution time of 10,20 and 30 units, respectively. Each process spends the first $20 \%$ ofexecution time doing $I / 0$, the next $70 \%$ of time doing computation, and the last $10 \%$ of time doing I/O again. Theoperating system uses a shortestremaining compute time first schedulingalgorithm and schedules a new processeither when the running process getblocked on I/O or when the running process finishes its compute burst. Assume that all I/O operations can beoverlapped as much as possible. For whatpercentage of time does the CPU remainidle?

2 Marks GATE-CSE/TT-2005()
[A] 0\%
[B] 10.6\%
[C]30.0\%
[D]89.4\%
12) An operating system uses Shortest Remaining Time first (SRT) process scheduling algorithm. Consider the arrival times and execution times for the following processes.

| Process | Executiontime | Arrival time |
| :--- | :---: | :---: |
| P1 | 20 | 0 |
| P2 | 25 | 15 |
| P3 | 10 | 30 |
| P4 | 15 | 45 |

What is the total waiting time for process P2 ?
[A] 5
[B] 15
[C]40
[D]55
13) A virtual memory system uses first In first Out (FIFO) page replacement policyand allocates a fixed number of frames to a process. Consider the following statements :
$P$ : Increasing the number of page frames allocated to a process sometimes increases the page faultrate.
Q: Some program do not exhibit locality of reference.
Which one of the following is TRUE ?
1 Marks GATE-CSE/IT-2007( )
[A]Both $P$ and $Q$ are true, and $Q$ is the reason for $P$
[B]Both $P$ and $Q$ are true, but $Q$ is not the reason for P
[C]P is false, but Q is true
[D]Both $P$ and $Q$ are false
14) A single processor system has three resource types $X, Y$, and $Z$, which are shared by three processes. There are 5 units of each resourcetype allocated to each process, and the columnrequest denotes the number of units of each resource type requestedby a process in order to complete execution. Which of these processes will finishLAST?
alloc request

PO $121 \quad 103$
P1 201012
P2 $221 \quad 120$

2 Marks GATE-CSE/TT-2007()
[A] PO
[B] P1
[C]P2
[D]None of the above, since the system is in a deadlock
15) Two processes, $P 1$ and $P 2$, need to access a criticalsection of code. Consider the following synchronization construct used by theprocesses :

```
/* P1 */ /*P2 */
    while (true)
    {
        wants 1 =true;
        while(wants2 = = true);
    /*Critical
        Section * /
        Wants 1 = false;
        }
        /* Re mainder section */
        while (true)
{
        wants2 = true;
            while (wants1 = = true);
    /*Critical
        Section*/
        wants2 = false;
}
/* Re mainder sec tion */
```

Here, wants 1 and wants 2 are shared variables, Which are intitilized to false. Whichone of the following statements is TRUE about the above construct?

2 Marks GATE-CSE/IT-2007()
[A]It does not ensure mutual exclusion.
[B]It does not ensure bounded waiting
[C] It requires that processes enter the critical section in strict alternation
[D] It does not prevent deadlocks, but ensures mutual exclusion.
16) In which one of the following page replacement policies, Belady's anomaly may occur?

1 Marks GATE-CSE/IT-2008()
[A] FIFO
[B]Optimal
[C]LRU
[D]MRU
17) In the following process state transition diagramfor a uniprocessor system, assume that there are always some processes in thereadystate:
Now consider the following statements:
I.If a process makes a transition D , it would resultin another process making transition A immediately
II. A process P 2 in blocked state can make transition E while anotherprocess P 1 is in running state
III. The OS uses preemptive scheduling
IV. The OS uses non-preemptive scheduling

Which of the above statements are TRUE ?
[A]I and II
[B] I and III
[C]II and III
[D]II and IV
18) Consider three processes, all arriving at time zero, with total execution time of 10,20 and 30 units, respectively. Each process spends the first 20\% of execution time doing I/O, the next 70\% of time doing computation, and the last $10 \%$ of time doing I/O again. The operating system uses a shortest remaining compute time first scheduling algorithm and schedules a new process either when the running process get blocked on I/O or when the running process finishes its compute burst. Assume that all I/O operations can be overlapped as much as possible. For what percentage of time does the CPU remain idle?

2 Marks GATE-CSE/IT-2006( )
[A] 0\%
[B] 10.6\%
[C]30.0\%
[D] 89.4\%
19) Least Recently Used (LRU) page replacement policy is a practical approximation to optimal page replacement. For the above reference string, how many more page faults occur with LRU than with the optimal page replacement policy?

2 Marks GATE-CSE/TT-2007()
[A]0
[B] 1
[C]2
[D]3
20) A scheduling algorithm assigns priority proportional to the waiting time of a process. Every process starts with priority zero(the lowest priority). The scheduler re-evaluates the proces priorities every T time units and decides the next process to schedule. Which one of the following is TRUE if the processes have no I/O operations and all arrive at time zero?

1 Marks GATE-CSE/IT-2013( )
[A] This algorithm is equivalent to the first-come-firstserve algorithm.
[C]This algorithm is equivalent to the shortest-jobfirst algorithm.
[B] This algorithm is equivalent to the round-robin algorithm.
[D]This algorithm is equivalent to the shortest-remaining-time-first algorithm
21) Consider the following operation along with Enqueue and Dequeue operations on queues, where $k$ is a global parameter
MultiDequeue (Q) \{
$\mathrm{m}=\mathrm{k}$
while (Q is not empty) and ( $\mathrm{m}>0$ ) $\{$
Dequeue (Q)
m = m - 1
\}
\}
What is the worst case time complexity of a sequence of $n$ queue operations on an initially empty queue?
2 Marks GATE-CSE/IT-2013()
$[\mathrm{A}]^{\Theta(n)}$
$[\mathrm{B}]^{\Theta}(n+k)$
$[C]^{\Theta(n k)}$
[D] $\Theta\left(n^{2}\right)$
22) Consider the following statements with respect to user-level threads and kernel-supported threads
(i) Context switch is faster with kernel-supported threads
(ii) For user-level threads, a system call can block the entire process
(c) Kernel-supported threads can be scheduled independently
(iv) User-level threads are transparent to the kernel

Which of the above statements are true ?
1 Marks GATE-CSE/IT-2004()
[A](ii), (iii) and (iv) only
[B](ii) and (iii) only
[C] (i) and (iii) only
[D] (i) and (ii) only
23) Consider the following set of processes, with the arrival times and the CPU-burst times given in milliseconds

| Process | Arrival time | Burst time |
| :---: | :---: | :---: |
| P1 | 0 | 5 |
| P2 | 1 | 3 |
| P3 | 2 | 3 |
| P4 | 4 | 1 |

What is the average turnaround time for these processes with the preemptive shortest remaining processing time first (SRPT) algorithm ?

2 Marks GATE-CSE/TT-2004()
[A] 5.50
[B] 5.75
[C]6.00
[D]6.2
24) Consider a system with a two-level paging scheme in which a regular memory access takes 150 nanoseconds, and servicing a page fault takes 8 milliseconds. An average instruction takes 100 nano seconds of CPU time, and two memory accesses. The TLB hit ratio is $99 \%$, and the page fault rate is one in every 10,000 instructions. What is the effective average instruction execution time?

2 Marks GATE-CSE/IT-2004()
[A]645 nanoseconds
[B] 1050 nanoseconds
[C] 1215 nanoseconds
[D] 1230 nanoseconds
25) Consider three CPU-intensive processes, which require 10,20 and 30 time units and arrive at times 0,2 , and 6, respectively. How many context switches are needed if the operating system implements a shortest remaining time first scheduling algorithm? Do not count the context switches at time zero and at the end.

1 Marks GATE-CSE/IT-2006()
[A] 1
[B] 2
[C]3
[D]4
26) Let $W(n)$ and $A(n)$ denote respectively, the worst case and average case running time of an algorithm executed on an input of size $n$. Which of the following is ALWAYS TRUE?
$[\mathrm{A}] \mathrm{A}(\mathrm{n})=\Omega(\mathrm{W}(\mathrm{n}))$
$[B] A(n)=\Theta(W(n))$
[C]A (n) = O (W (n))
[D]A (n) $=0(W(n))$
27) A thread is usually defined as a 'light weight process' because an operating system (OS) maintains smaller data structures for a thread than for a process. In relation to this, which of the followings is TRUE?

1 Marks GATE-CSE/TT-2011()
[A] On per-thread basis, the OS maintains only CPU register state
[C]On per-thread basis, the OS does not maintain virtual memory state
[B] The OS does not maintain a separate stack for each thread
[D]On per thread basis, the OS maintains only scheduling and accounting information
28) Consider the following table of arrival time and burst time for three processes P0, P1 and P2.

Process Arrivaltime Burst Time
P0 $\quad 0 \mathrm{~ms} \quad 9 \mathrm{~ms}$
$\mathrm{Pl} \quad 1 \mathrm{~ms} \quad 4 \mathrm{~ms}$
P2 $2 \mathrm{~ms} \quad 9 \mathrm{~ms}$
The pre-emptive shortest job first scheduling algorithm is used. Scheduling is carried out only at arrival or completion of processes. What is the average waiting time for the three processes?
[A] 5.0 ms
[B] 4.33 ms
[C] 6.33 ms
[D]7.33 ms
29) Which of the following statements are true?
I. Shortest remaining time first scheduling may cause starvation
II. Preemptive scheduling may cause starvation
III. Round robin is better than FCFS in terms of response time
[A]I only
[B]I and III only
[C]IIand III only
[D]I, II and III
30) Consider the following sffhedule for transactions T1, T2 and T3:
$\operatorname{Read}(X)$
$\operatorname{Read}(\mathrm{Y})$
$\operatorname{Read}(\mathrm{Y})$
Write (Y)
Write (X)

```
        Write(X)
Read(X)
Write(X)
```

Which one of the schedules below is the correct serialization of the above?
[A] T户 T3-T2
[B] $\mathrm{T} 2 \rightarrow \mathrm{~T} \mapsto T 3$
$[\mathrm{C}] \mathrm{T} 2 \rightarrow \mathrm{~T} 3 \rightarrow \mathrm{~T}$
$[\mathrm{D}] \mathrm{T} 3 \rightarrow \mathrm{Tl} \rightarrow \mathrm{T} 2$

Key Paper

| 1. | D | 2. | C | 3. | D | 4. | D | 5. | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6. | A | 7. | C | 8. | A | 9. | A | 10. | A |
| 11. | B | 12. | B | 13. | B | 14. | C | 15. | D |
| 16. | A | 17. | C | 18. | B | 19. | C | 20. | B |
| 21. | C | 22. | B | 23. | A | 24. | D | 25. | B |
| 26. | C | 27. | A | 28. | A | 29. | D | 30. | A |

1) Formatting for a floppy disk refers to
[A] arranging the data on the disk in contiguous fashion
[B] writing thedirectory
${ }^{[C]}$ erasing the system area
[D]writing identification information on all tracks and sectors
2) Alinkerisgiven object modulesforaset ofprogramsthat were compiledseparately. Whatinformationneedtobeincludedinanobjectmodule?

1 Marks GATE-CSE/IT-1995( )
[A] Object code
[B]Relocationbits
[C] Namesandlocationsofallexternalsymbolsdefinedin theobjectmodule
[D] Absoluteaddressesofinternalsymbols
3) Which of the following system calls results inthe sending ofSYN packets?
[A] socket
[B] bind
[C]listen
[D]connect
4) Which of the following statements about synchronous and asynchronous I/O is NOT true?

2 Marks GATE-CSE/TT-2008()
[A] An ISR is invoked on completion of I/O in synchronous I/O but not in asynchronous I/O
[C]A process making a synchronous I/O call waits until $\mathrm{I} / \mathrm{O}$ is complete, but a process making an a synchronous I/O call does not wait for completion of the I/O
5) Register renaming is done is pipelined processors
[A] as an alternative to register allocation at compile time
[C]to handle certain kinds of hazards
[B] In both synchronous and asynchronous $\mathrm{I} / \mathrm{O}$ an ISR (Interrupt Service Routine) is invoked after completion of the I/O
[ D$]$ In the case of synchronous $\mathrm{I} / \mathrm{O}$, the process waiting for the completion of I/ O is woken up by the ISR that is invoked after the completion of $\mathrm{I} / \mathrm{O}$.
6) A computer handles several interrupt sources of which the following are relevant for this question. Interrupt from CPU temperature sensor Interrupt from Mouse Interrupt from Keyboard Interrupt from Hard Disk
[A] Interrupt from Hard Disk
[B] Interrupt from Mouse
[C]Interrupt from Keyboard
[D]Interrupt from CPU temp sensor

Key Paper

| 1. | D | D. | D. | D | A. | A | C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

6. D

## Deadlocks

1) Let $m[0] \ldots m[4]$ be mutexes (binary semaphores) and $P[0] \ldots . P[4]$ be processes.

Suppose each process $\mathrm{P}[\mathrm{i}]$ executes the following:
wait (m[i];wait (m[(i+1) mode 4]);
release (m[i]); release (m[(i+1)mod 4]);
This could cause
1 Marks GATE-CSE/IT-2000( )
[A] Thrashing
[B]Deadlock
[C]Starvation, but not deadlock
[D]None of the above
2) Which of the following is NOT a valid deadlock prevention scheme?

2 Marks GATE-CSE/IT-2000(
[A] Release all resources before requesting a new resource
[C]Never request a resource after releasing any resource
[B] Number the resources uniquely and never request a lower numbered resource than the last one requested.
[D]Request and all required resources be allocated before execution.
3) A computer has six tape drives, with n processes competing for them. Each process may need two drives. What is the maximum value of $n$ for the system to be deadlock free?

1 Marks GATE-CSE/IT-1998(
[A] 6
[B] 5
[C]4
[D]3
4) A solution to the Dining Philosophers Problem which avoids deadlock is
[A] ensure that all philosophers pick up the left fork before the rightfork
[C]ensure that one particular philosopher picks up the left fork before the right fork, and that all other philosophers pick up the right fork before the left fork
5) Consider two processes P1 and P2 accessing theshared variables $X$ and $Y$ protected by two binary semaphores Sx and Syrespectively, both initialized to 1. P and V denote the usual semaphoreoperators, where $P$ decrements the semaphore value, and $V$ increments the Pl:
whiletrue do\{
L1:............
L2:............
$\mathrm{X}=\mathrm{X}+1$;
$Y=Y-1$;
V(SX);
V(SY); \}

P2:
whiletrue do \{
L3:.
L4:
$Y=Y+1 ;$
$\mathrm{X}=\mathrm{Y}-1$,
V(SY);
V(SX); \}

In order toavoid deadlock, the correct operators at L1, L2, L3 and L4 are respectively
2 Marks GATE-CSE/IT-2004()
[A] P(SY), PaSX); P(SX), P(SY)
[B]P(SX), $P(S Y) ; P(S Y), P(S X)$
[C]P(SX), P(SX); P(SY), P(SY)
[D]P(SX), P(SY); P(SX), P(SY)
6) Supposen processes, $P 1, \ldots$, Pnshare $m$ identical resource units, whichcan bereserved and released one at atime. The maximum resource requirement of process piis sp where $\mathrm{si}>0$. Which one of the following is a sufficient condition for ensuring thatdeadlock does not occur?

2 Marks GATE-CSE/TT-2005()
[A] $\forall i_{n}, S_{i}<m$
[B] $\forall \underset{n}{n}, S_{i}<n$
[C] $\sum_{i=1}^{n} S_{i}<(m+n)$
[D] $\sum_{i=1}^{n} S_{i}<(m * n)$
7) Which of the following is NOT true of deadlock prevention and deadlock avoidance schemes?

2 Marks GATE-CSE/IT-2008()
[A] In deadlock prevention, the request for resources is always granted if the resulting state is safe
[C]Deadlock avoidance is less restrictive than deadlock prevention
[B] In deadlock avoidance, the request for resources is always granted if the resulting state is safe
[D]Deadlock avoidance requires knowledge of resource requirements a priori

## Deadlocks

8) Consider the following snapshot of a system running n processes. Process I is holdingxi instances of a resource R, for 1 I n. Currently, all instances of R are occupied. Further, for all I, process I has placed a requestforan additionalyi instances while holding thexiinstancesit already has. There are exactly two processes $p$ and $q$ such that $y p=y q=0$. Which one of the following can serve as a necessary condition to guarantee that the system is not approaching a deadlock?
$[A]^{\min \left(x_{p} x_{p}\right)}<\max u_{p q} Y_{p}$

[C] $]^{\min \left(X_{P}, X_{0}\right)}<1$
$[D]^{\min \left(X_{0}, X_{0}\right)>1}$
9) Suppose $n$ processes, $P_{1}, \ldots, P_{n}$ share $m$ identical resource units, which can be reserved and released one at a time. The maximum resource requirement of process $p_{i}$ is $s_{p}$ where $s_{i}>0$. Which one of the following is a sufficient condition for ensuring that deadlock does not occur?

2 Marks GATE-CSE/TT-2005()
[A] $\forall_{i} s_{i}<m$
[B] $\forall_{i} s_{i}<n$
[C] $\sum_{i=1} s_{i}<(m+n)$
[D] $\sum_{i=1}^{n} s_{i}<(m * n)$
10) Which of the following concurrency control protocols ensure both conflict serializability and freedom from deadlock?
I. 2-phase locking
II. Time-stamp ordering
[A]I only
[B]II only
[C]Both Iand II
[D]Neither I nor II

Key Paper

1. B $\quad 2$ A

A 3 . A
A
8. B
4. C
$C$
C
5. D
6. C
7.
9.
10.

B

## Common Data for Q1 and Q2 is given below

Supposewewantto synchronize two concurrent processes Pand Qusing binary semaphoresS andT.
The code for the processes P and Q is shown below.

```
Process P: Process Q:
```

while (1) \{ while (1) \{
W:
print'0';
Y:
print ' 1 ';
print ' 0 '
print ' 1 ';
X:
\}
Z:
\}

Synchronization statements can be inserted only at points $\mathrm{W}, \mathrm{X}, \mathrm{Y}$ and Z .

1) Which of the following will always lead to a output starting with '001100110011'?

2 Marks GATE-CSE/TT-2003()
$[A] P(S)$ at $W, V(S)$ at $X, P(T)$ at $Y, V(T)$ at $Z$, $S$ and
$[B] P(S)$ at $W, V(T)$ at $X, P(T)$ at $Y, V(S) Z, S$ initially T initially 1
$[\mathrm{C}] \mathrm{P}(\mathrm{S})$ at $\mathrm{W}, \mathrm{V})(\mathrm{T})$ at $\mathrm{X}, \mathrm{P}(\mathrm{T})$ at $\mathrm{Y}, \mathrm{V}(\mathrm{S})$ at $\mathrm{Z}, \mathrm{S}$ and T initially 1
1 , and $T$ initially 0
$[\mathrm{D}] \mathrm{P}(\mathrm{S})$ at $\mathrm{W}, \mathrm{V}(\mathrm{T})$ at $\mathrm{X}, \mathrm{P}(\mathrm{T})$ at $\mathrm{Y}, \mathrm{V}(\mathrm{T})$ at $\mathrm{Z}, \mathrm{S}$ initially 1 , and T initially 0
2) Which of the following will ensure that the output string never contains a substring of the form 01 n 0 or 10 n 1 where n is odd?

2 Marks GATE-CSE/TT-2003()
$[A] P(S)$ at $W, V(S)$ at $X, P(T)$ at $Y, V(T)$ at $Z, S$ and $T$ initially 1
$[\mathrm{C}] \mathrm{P}(\mathrm{S})$ at $\mathrm{W}, \mathrm{V}(\mathrm{S})$ at $\mathrm{X}, \mathrm{P}(\mathrm{S})$ at $\mathrm{Y}, \mathrm{V}(\mathrm{S})$ at $\mathrm{Z}, \mathrm{S}$ initially 1

## Common Data for Q3 and Q4 is given below

A processor uses 2-level page tables forvirtual to physical address translation. Page tables for both levels are stored in the main memory. Virtual and physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits of the virtual address are used as index into the first level page table while the next 10 bits are used as index into the second level page table. The 12 least significant bits of the virtual address are used as offset within the page. Assume that the page table entries in both levels of page tables are 4 bytes wide. Further, the processor has a translation look-aside buffer (TLB), with a hit rate of $96 \%$. The TLB caches recently used virtual page numbers and the corresponding physical page numbers. The processor also has a physically addressed cache with a hit ratio of $90 \%$. Main memory access time is 10 ns , cache access time is 1 ns , and TLB access time is also 1 ns .
3) Assuming that no page faults occur, the average time taken to access a virtual address is approximately (to the nearest 0.5 ns )

2 Marks GATE-CSE/IT-2003()
[A] 1.5 ns
[B]2 ns
[C]3 ns
[D] 4 ns
4) Suppose a process has only the following pages in its virtual address space: two contiguous code pages starting at virtual address $0 \times 00000000$, two contiguous data pages starting at virtual address $0 \times$ 00400000 , and a stack page starting at virtual address $0 \times$ FFFFF000. The amount of memory required for storing the page tables of this process is
[B] $\mathrm{P}(\mathrm{S})$ at $\mathrm{W}, \mathrm{V}(\mathrm{T})$ at $\mathrm{X}, \mathrm{P}(\mathrm{T})$ at $\mathrm{Y}, \mathrm{V}(\mathrm{S})$ at $\mathrm{Z}, \mathrm{S}$ and T initially 1
$[\mathrm{D}] \mathrm{V}(\mathrm{S})$ at $\mathrm{W}, \mathrm{V}(\mathrm{T})$ at $\mathrm{X}, \mathrm{P}(\mathrm{S})$ at $\mathrm{Y}, \mathrm{P}(\mathrm{T})$ at $\mathrm{Z}, \mathrm{S}$ and T initially 1
[A] 8 KB
[B] 12 KB
[C] 16 KB
[D]20KB
5) The essential content(s) in each entry of a page table is/are
[A] virtual page number
[B] page frame number
[C]both virtual page number and page fame number
[D]access right information
6) A multilevel page table is preferred in comparison to a single level page table for translating virtual address to physical address because
[A] it reduces the memory access time to read or write a memorylocation
[C] if is required by the translation lookaside buffer
[B] it helps to reduce the size of page table needed to implement the virtual address space of a process
[D]if helps to reduce the number of page faults in page replacement algorithms.
7) ARAM chip has a capacity of 1024 words of 8 bits each ( $1 \mathrm{~K} \times 8$ ). The number of $2 \times 4$ decoders with enable line needed to construct a $16 \mathrm{~K} \times 16$ RAM from $1 \mathrm{~K} \times 8$ RAM is

2 Marks GATE-CSE/IT-2013()
[A] 4
[B] 5
[C]6
[D]7
8) In a system with 32 bit virtual addresses and 1 KB page size, use of one-level page tables forvirtual to physical address translation is not practical because of

1 Marks GATE-CSE/IT-2003()
[A] the large amount of internal fragmentation
[B] the large amount of external fragmentation
[C] the large memory overhead in maintaining page tables
[D] the large computation overhead in the translation process
9) The minimum number of page frames that must be allocated to a running process in a virtual memory environment is determined by

1 Marks GATE-CSE/IT-2004( )
[A] The instruction set architecture
[B]Page size
[C]Physical memory size
[D]number of processes in memory
10) The atomic feth-and-set $x, y$ instruction unconditionally sets the memory location $x$ to 1 and fetches the old value of $x$ in $y$ without allowing any intervening access to the memory location $X$. Consider the following implementation of $P$ and $V$ functions on a binary semaphore $S$.
void $p$ (binary_ semaphore *S)
\{
unsigned $y$;
unsigned *x = \&(S-> value); $\} \quad$ do $\{$
fetch - and - set $x, y$;
\} while (y);
\}
void V(binary_semphore *S) \{
$\{\mathrm{S}->$ value $=0$;
\}
Which one of the following is true ?
[A] The implementation may not work if context switching is disabled in $P$
${ }^{[C]}$ The implementation of Vis wrong

2 Marks GATE-CSE/TT-2006()
[B] Instead of using fetch-and-set, a pair of normal load/store can be used
[D]The code does not implement a binary semaphore
11) ACPU generates 32 -bit virtual addresses. The page size is 4 KB . The processor has a translation lookaside buffer (TLB) which can hold a total of 128 page table entries and is 4 -way set associative. The minimum size of the TLB tag is

2 Marks GATE-CSE/IT-2006( )
[A] 11 bits
[B] 13 bits
[C]1 5 bits
[D]20 bits
12) A computer system supports 32 -bit virtual addresses as well as 32 -bit physical addresses. Since the virtual address space is of the same size as the physical address space, the operating system designers decide to get rid of the virtual memory entirely. Which one of the following is true?

2 Marks GATE-CSEIT-2006()
[A] Efficient implementation of multi-user support is no longer possible
[C] Hardware support for memory management is no longer needed
[B] The processor cache organization can be made more efficient now
[D]CPU scheduling can be made more efficient now
13) Fetch And Add ( $X, i$ i) is an atomic Read-Modify-Write instruction that reads the value of memory location $X$, increments it by the value $i$, and returns the old value of $X$. It is used in the pseudocode shown belowto implement a busy-wait lock. Lis an unsigned integer shared variable initialized to 0 . The value of 0 corresponds to lock being available, while any non-zero value corresponds to the lock being not available. AcquireLock(L)\{ While(Fetch And Add(L, 1)) $\mathrm{L}=1$;
\}
This i ${ }^{3}$ mplementation $\begin{array}{r}\text { Release Loc }\end{array}$
2 Marks GATE-CSE/TT-2012()
[A] fails as L can overflow
[B] fails as Lcantake on a non-zero valuewhen the lock is actually available
[C]works correctly but may starve some processes
[D] works correctly without starvation
14) Let the page fault service time be 10 ms in a computer with average memory access time being 20 ns . If one page fault is generated for every $10^{6}$ memory accesses, what is the effective access time for the memory?

1 Marks GATE-CSE/IT-2011( )
[A] 21 ns
[B] 30 ns
[C]23ns
[D]35ns
15) Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory?

1 Marks GATE-CSE/IT-2011( )
[A] Immediate Addressing
[B] Register Addressing
[C]Register Indirect Scaled Addressing
[D] Base Indexed Addressing
16) An 8 KB direct mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32 -bit addresses. The cache controller maintains the tag information for each cache block comprising of the following.
1 Valid bit
1 Modified bit
As many bits as the minimum needed to identify the memory block mapped in the cache.
What is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?
2 Marks GATE-CSE/TT-2011()
[A]4864bits
[B]6144bits
[C]6656bits
[D]5376bits
17) A main memory unit with a capacity of 4 megabytes is built using $1 M \times 1$-bit DRAMchips. Each DRAM chip has 1 K rows of cells with 1 K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is

1 Marks GATE-CSE/IT-2010()
[A] 100 nanoseconds
[B] 100*2 ${ }^{10}$ nanoseconds
[C]1008820 nanoseconds
[D]3200 ${ }^{20}$ nanoseconds
18) Which of the following is not a form of memory?

1 Marks GATE-CSE/IT-2002(
[A] instruction cache
[B] instruction register
[C] instruction opcode
[D]translation look-a-side buffer
19) The optimal page replacement algorithm will select the page that

1 Marks GATE-CSE/IT-2002(
[A] Has not been used for the longest time in the past. Has been used least number of times. [D]Has been used most number of times.
In the index allocation scheme of blocks to a file, the maximum possible size of the file depends on 2 Marks GATE-CSEIT-2002()
[A] the size of the blocks, and the size of the address of the blocks.
[B] the number of blocks used for the index, and the size of the blocks.
[C] the size of the blocks, the number of blocks used for the index, and the size of the address of the blocks.
21) More than one word are put in one cache block to
[A] exploit the temporal locality of reference in a program
[C] reduce the miss penalty
22) Which of the following statements is false?
[A] Virtual memory implements the translation of a program's address space into physical memory address space
[C]Virtual memory increases the degree of multiprogramming
[D]None of the above

1 Marks GATE-CSEIT-2001()
[B] exploit the spatial locality of reference in a program
[D]none of the above

1 Marks GATE-CSE/IT-2001( )
[B] Virtual memory allows each program to exceed the size of the primary memory
[D]Virtual memory reduces the context switching overhead
23) The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called

1 Marks GATE-CSE/IT-2001( )
[A] Assembly
[B] parsing
[C]Relocation
[D]Symbol resolution
24) Where does the swap space reside?

1 Marks GATE-CSE/IT-2001( )
[A] RAM
[B]Disk
[C]ROM
[D]On-chip cache
25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory will

1 Marks GATE-CSE/TT-2001()
[A] always decrease the number of page faults
[C]sometimes increase the number of page faults
[B] always increase the number of page faults
[D]never affect the number of page faults
26) A graphics card has on board memory of 1 MB. Which of the following modes can the card not support?

2 Marks GATE-CSE/IT-2000()
[A] $1600 \times 400$ resolution with 256 colours on a 17 inch monitor
[C] $800 \times 400$ resolution with 16 million colours on a 17 inch monitor
[B] $1600 \times 400$ resolution with 16 million colours ona 14 inch monitor
[D] $800 \times 800$ resolution with 256 colours on a 14 inch monitor
27) Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a $99.99 \%$ hit ratio results in average memory access time of

2 Marks GATE-CSE/IT-2000( )
[A] 1.9999 milliseconds
[B] 1 millisecond
[C]9.999 microseconds
[D]1. 9999 microseconds
28) Which of the following is/are advantage of virtual memory?

2 Marks GATE-CSE/IT-1999( )
[A] Faster access to memory on an average.
[C]Linker can assign addresses independent of where the program will be loaded in physical memory.
[B] Processes can be given protected address spaces.
[D]Programs larger than the physical memory size can be run.
29) A linker reads four modules whose lengths are $200,800,600$ and 500 words, respectively. If they are loaded in that order, what are the relocation constants?

1 Marks GATE-CSE/TT-1998( )
[A]0, 200, 500, 600
[B] 0, 200, 1000, 1600
[C] 200, 500, 600, 800
[D]200, 700, 1300, 2100
30) A language $L$ allows declaration of arrays whose sizes are not known during compilation. It is required to make efficient use of memory. Which one of the following is true?
[A] A compiler using static memory allocation can be written for L
[C]A compiler using dynamic memory allocation can be written for $L$
31)Thrashing
[A] reduces page I/O
[C]implies excessive page I/O
32) Dirty bit for a page in a page table
[B] A compiler cannot be written for L; an interpreter must be used.
[D] None of the above

1 Marks GATE-CSE/TT-1997()
[B] decreases the degree of multiprogramming
[D]improve thesystem performance

1 Marks GATE-CSE/IT-1997( )
[A] helps avoid unnecessary writes on a paging device
[C] allows only read on a page
[B] helps maintain LRUinformation
[D]None of the above
33) A 1000 Kbyte memory is managed using variable partitions but to compaction. It currently has two partitions of sizes 200 Kbytes and 260 Kbytes respectively. The smallest allocation request in Kbytes that could be denied is for

2 Marks GATE-CSE/IT-1996( )
[A] 151
[B] 181
[C]231
[D]541
34) In a paged segmented scheme of memory management, the segment table itself must have a page table because In a paged segmented
[A] the segment table is often too large to fit in one page
[C]segment tables point to page table and not to the physical locations of the segment
[B] each segment is spread over a number of pages
[D] the processor's description base register points to a page table
35) Which of the following page replacement algorithms suffers from Belady's anamoly?

1 Marks GATE-CSE/IT-1995,GATE-CSE/IT-1995( )
[A] Optimal replacement
[B]LRU
[C]FIFO
[D]Both (a) and (c)
36) In a virtual memory system the address space specified by the address lines of the CUP must be $\qquad$ than the physical memorysize and $\qquad$ than the secondary storage size.

2 Marks GATE-CSE/IT-1995()
[A] smaller, smaller
[B]smaller, larger
[C]larger,smaller
[D]larger, larger
37) Amemorypagecontainingaheavilyusedvariablethatwasinitializedveryearlyandisinconstantuseisremovedwhe n

1 Marks GATE-CSE/IT-1994()
[A] LRUpagereplacementalgorithmisused
[B]FIFOpagereplacementalgorithmisused
[C]LFUpagereplacementalgorithmisused
[D]Noneoftheabove
38) Consider the following heap (figure) in which blank regions are not in use and hatched region are in use.
$\stackrel{5}{\leftarrow}-50 \rightarrow 150 \rightarrow 300 \rightarrow 350 \rightarrow 400 \rightarrow$


The sequence of requests forblocks of size $300,25,125,50$ can be satisfied if we use
1 Marks GATE-CSE/IT-1994( )
[A] eitherfirstfitorbestfitpolicy(anyone)
[B]firstfitbutnotbestfitpolicy
[C]bestfitbutfirstfitpolicy
[D]Noneoftheabove
39) A Unix-style I-node has 10 direct pointers and one single, one double and one triple indirect pointers. Disk block size is 1 Kbyte , disk block address is 32 bits, and 48-bit integers are used. What is the maximum possible file size ?

2 Marks GATE-CSE/IT-2004()
[A] $2^{24}$ bytes
$[\mathrm{B}]_{2}^{32}$ bytes
$[C] 2{ }_{2}^{34}$ bytes
$[\mathrm{D}]_{2}{ }^{48}$ bytes
40) ACPU generates 32 -bit virtual addresses. The page size is 4 KB . The proces sorhas a translation lookaside buffer(TLB) which can hold a total of 128 page table entries and is 4 -way setassociative. The minimum size of the TLB tag is

2 Marks GATE-CSE/IT-2006( )
[A] 11 bits
[B] 13 bits
[C]1 5 bits
[D]20 bits
41) A computer system supports 32 -bit virtualaddresses as well as 32 -bit physical addresses. Since the virtual address spaceis of the same size as the physical address space, the operating system designersdecide to get rid of the virtual memoryentirely. Which one of the following is true?
(a) Efficient implementation of multi-user supportis no longer possible
(b) The processor cache organization can be mademore efficient now
(c)Hardware support for memory management is nolonger needed
(d) CPU scheduling can be made more efficient now

2 Marks GATE-CSE/IT-2006()
[A] Efficient implementation of multi-user support is no longer possible
[C]Hardware support for memory management is no longer needed
[B] The processor cache organization can be made more efficient now
[D]CPU scheduling can be made more efficient now
42) The data block of a very large file in the Unix file system are allocated using

1 Marks GATE-CSE/IT-2008( )
[A] Contiguous allocation
[B] Linked allocation
[C]Indexed allocation
[D]an extension of indexed allocation
43) A processor uses 36 bit physical addresses and 32 bit virtual addresses, with a page frame size of 4 Kbytes. Each page table entry is of size 4 bytes. At hree level page table is used for virtual-to-physical address translation, where the virtual address is used as follows.
bits 30-31 are used to index into the first level page table, bits 21-29 are used to index into the second level page table bits 12-20 are used to index into the third level page table - bits $0-11$ are used as offset within the page

The number of bits required for addressing the next level page table (or page frame) in the page table entry of the first, second and third level page tables are respectively.

2 Marks GATE-CSE/TT-2008()
[A]20,20 and 20
[B] 24,24 and 24
[C]24,24 and 20
[D]25,25 and 24

## Statement for Linked answer Q44 and Q45 is given below

44) A computer uses 46 -bit virtual address, 32 -bit physical address, and a three-level paged page table organization. The page table base register stores the base address of the first-level table (T1) ,which occupies exactly one page. Each entry ofT1 stores the base address of a page of the second-level table (T2 ). Each entry of T2 stores the base address of a page of the third-level table (T3) Each entry of T3 stores a page table entry (PTE). The PTE is 32 bits in size. The processor used in the computer has a 1 MB 16 way set associative virtually indexed physically tagged cache. The cache block size is 64 bytes.
Q. What is the size of a page in $K B$ in this computer?

2 Marks GATE-CSE/IT-2013,GATE-CSE/IT-2013( )
[A]2
[B] 4
[C] 8
[D]16

What is the minimum number of page colours needed to guarantee that no two synonyms map to different sets in the processor cache of this computer?


#### Abstract

[A] 2 [B] 4 [C] 8 [D] 16


Key Paper

| 1. | B | 2. | C | 3. | D | 4. | C | 5. | B |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 6. | B | 7. | B | 8. | C | 9. | A | 10. | A |
| 11. | A | 12. | C | 13. | B | 14. | B | 15. | D |
| 16. | D | 17. | B | 18. | C | 19. | B | 20. | B |
| 21. | B | 22. | D | 23. | D | 24. | B | 25. | C |
| 26. | A | 27. | D | 28. | D | 29. | C | 30. | C |
| 31. | C | 32. | A | 33. | D | 34. | A | 35. | C |
| 36. | C | 37. | B | 38. | B | 39. | C | 40. | C |
| 41. | C | 42. | D | 43. | D | 44. | C | 45. | A |

1) Which of the following disk scheduling strategies is likely to give the best through put?

1 Marks GATE-CSE/IT-1999( )
[A] Farthest cylinder next
[B]Nearest cylinder next
[C]First come first served
[D]Elevator algorithm
2) The root directory of a disk should be placed

2 Marks GATE-CSE/IT-1993( )
[A] atafixedaddressin main memory
[B]at a fixed location on the disk
[C]anywhere on the disk
[D]at a fixed location on the system disk
[E] anywhere on the system disk
3) Consider an operating system capable of loading andexecuting a single sequential user process at a time.

The disk head scheduling algorithm usedis First Served (FCFS). If FCFS is replaced by
ShortestSeekTimeFirst (SSTF), claimed by the vendor to given 50\% better benchmark results, whatis theexpected improvement in the I/Operformance of user programs?

1 Marks GATE-CSE/IT-2004()
[A] 50\%
[B] $40 \%$
[C]25\%
[D]0\%
4) Consider a disk system with 100 cylinders. The requests to access the cylinders occur in following sequence:
4,34, 10,7,19,73,2,15,6,20
Assuming that the head is currentlyat cylinder 50, what is the time taken o satisfy all requests ifittakes 1 ms to move from one cylinder to adjacent one and shortest seek time first policy is used?

2 Marks GATE-CSE/IT-2009( )
[A] 95 ms
[B] 119 ms
[C]233 ms
[D]276ms
5) The enter_CS () and leave_CS() functions to implement critical section of a process are realized using test-and-set instructions as follows:
Void enter _ cs (X)
\{
while (test -and-set(X)):
\}
Void leave_ CS (X)
\{
$X=0$;
\}
In the above solution, X is a memory location associated with the CS and is initialized to 0 . Now consider the following statements
I. The above solution to CS problem is deadlock-free
II. The solution is starvation free
III. The processes enter CS in FIFO order
IV. More than one process can enter CS at the same time

Which of the above statements are TRUE?
2 Marks GATE-CSE/TT-2009(
[A]I only
[B]I and II
[C]II and III
[D]IV only
6) Using a larger blocks size in a fixed block size file system leads to

1 Marks GATE-CSE/IT-2003( )
[A] Better disk throughput but poorer disk space utilization
[C]Poorer disk throughput but better disk space utilization
[B]Better disk throughput and better disk space utilization
[D] Poorer disk throughput and poorer disk space utilization.
7) Consider an operating system capable of loading and executing a single sequential userprocess at a time. The disk head scheduling algorithm used is First Served (FCFS). If FCFS is replaced by Shortest Seek Time First (SSTF), claimed by the vendor to given $50 \%$ better benchmark results, what is the expected improvement in the I/O performance of user programs?
[A] 50\%
[B] 40\%
[C]25\%
[D] 0\%
8) Consider a hard disk with 16 recording surfaces ( $0-15$ ) having 16384 cylinders ( $0-16383$ ) and each cylinder contains 64 sectors $(0-63)$. Data storage capacity in each sector is 512 bytes. Data are organized cylinder-wise and the addressing format is. A file of size 42797 KB is stored in the disk and the starting disk location of the file is $\langle 1200,9,40\rangle$. What is the cylinder number of the last sector of the file, if it is stored in a contiguous manner?

2 Marks GATE-CSE/IT-2013()
[A] 1281
[B] 1282
[C] 1283
[D] 1284
9) A Unix-style I-node has 10 direct pointers and one single, one double and one triple indirect pointers. Disk block size is 1 Kbyte , disk block address is 32 bits, and 48 -bit integers are used. What is the maximum possible file size ?
[A] $2^{24}$ bytes
[B] $2^{32}$ bytes
[C]2 $2^{34}$ bytes
[D] $2^{48}$ bytes
10) A file system with 300 GByte disk uses a file descriptor with 8 direct block addresses, 1 indirect block address and 1 doubly indirect block address. The size of each disk block is 128 Bytes and the size of each disk block address is 8 Bytes. The maximum possible file size in this file system is

2 Marks GATE-CSE/IT-2012()
[A] 3 KBytes
[B] 35 KBytes
[C]280 KBytes
[D]dependent on the size of the disk
11) An application loads 100 libraries at startup. Loading each library requires exactly one disk access. The seek time of the disk to a random location is given as 10 ms . Rotational speed of disk is 6000 rpm . If all 100 libraries are loaded from random locations on the disk, how long does it take to load all libraries? (The time to transfer data from the disk block once the head has been positioned at the start of the block may be neglected)
[A]0.50s
[B] 1.50 s
[C]1.25s
[D] 1.00 s

Key Paper

| 1. | C | 2. | A | 3. | D | 4. | B | 5. | A |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 6. | A | 7. | D | 8. | D | 9. | C | 10. | B |

1) The overlay tree for a program is as shown below:


What will be the size of the partition (in physical memory) required to load (and run) this program?
[A] 12 KB
[B] 14 KB
[C] 10 KB
[D] 8 KB
2) A critical section is a program segment

1 Marks GATE-CSE/IT-1996( )
[A] which should run in a certain specified amount of time
[B] which avoids deadlocks
${ }^{[C]}$ where shared resources are accessed
[D]which must be enclosed by a pair of semaphore operations, P and V
3) The address sequence generated by tracing a particular program executing in a pure demand paging system with 100 records per page with 1 free main memory frame is recorded as follows. What is the number of page faults?
$0100,0200,0430,0499,0530,0560,0120,0220,0240,0260,0320,0370$
2 Marks GATE-CSE/IT-1995( )
[A] 13
[B] 8
[C]7
[D]10
4) Which one of the following statements is true?
[A] Macro definitions cannot appear within other macro definitions in assembly language programs
[B] Overlaying is used to run a program which is longer than the address space of computer
[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer
[D]It is not possible to write interrupt service routines in a high level language
5) A part of the system software, which under all circumstances must reside in the main memory, is

2 Marks GATE-CSE/IT-1993()
[A] text editor
[B] assembler
[C]linker
[D]loader
[ E$]$ none of the above
6) Consider the following code fragment :

If (fork () $==0$ )
\{
$a=a+5 ;$
print f("\%d, \%d/n" a, \&a);
\}
Else
\{
a-5;
print f("\%d, \%d/n", a, \&a);
\}
Let $u$, vbe the values printed by the parentprocess, and $x, y$ bethe values printed by the child process. Which one of the following is TRUE?
[A] $u=x+10$ and $v=y$
[B] $u=x+10$ and $v \neq y$
[C] $u+10=x$ and $v=y$
[D] $u+10=x$ and $v \neq y$
7) The Pand Voperation on counting semaphores, where s is a counting semaphore, are defined as follows:
$P(s): s=s-1$;
Ifs $<0$ then wait
$\mathrm{V}(\mathrm{s}): \mathrm{s}=\mathrm{s}+1$;
If $\mathrm{s}<0$ then wakeup a process waiting on s ;
Assume that Pb and Vb , the wait and signal operationson binary semaphores are provided. Twobinary semaphores Xb and Yb are used to implement the semaphoreoperations $\mathrm{P}(\mathrm{s})$ and $\mathrm{V}(\mathrm{s})$ as follows :
$\mathrm{P}(\mathrm{s}): \mathrm{Pb}(\mathrm{Xb})$;
$\mathrm{s}=\mathrm{s}-1$
if $(s<0)\{$
$\mathrm{Vb}(\mathrm{Xb})$;
$\mathrm{Pb}(\mathrm{Yb})$;
\}
elseVb (Xb) :
$\mathrm{P}(\mathrm{s})$ : Pb (Xb) ;
$\mathrm{s}=\mathrm{s}+1$;
If $(s<=0)\{$
$\mathrm{Vb}(\mathrm{Yb})$;
$\mathrm{Vb}(\mathrm{Xb})$;
The initial values of Xb and Ybare respectively
2 Marks GATE-CSE/TT-2008( )
[A] 0 and 0
[B]0 and 1
[C] 1 and 0
[D] 1 and 1
8) Consider an instruction pipeline with five stages without any branch prediction: Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for $\mathrm{FI}, \mathrm{DI}, \mathrm{FO}$, El and WO are $5 \mathrm{~ns}, 7 \mathrm{~ns}, 10 \mathrm{~ns}, 8 \mathrm{~ns}$ and 6 ns , respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns . A programconsisting of 12 instructions $I_{1}, I_{2}, I_{3}, \ldots \ldots . . I_{12}$ is executed in this pipelined processor. Instruction $I_{4 i}$ is the only branch instruction and its branch target is ${ }^{1 / 9}$. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is

2 Marks GATE-CSE/IT-2013()
[A] 132
[B] 165
[C] 176
[D]328
9) Consider the following code fragment:

If (fork ()==0)
$\{a=a+5$; print f("\%d, \%d/n" a, \&a); \}
Else $\left\{a-5\right.$; print $\left.f\left({ }^{( } \% d, \% d / n ", a, \& a\right) ;\right\}$
Let $u$, $v$ be the values printed by the parent process, and $x, y$ be the values printed by the child process. Which one of the following is TRUE?
[A] $u=x+10$ and $v=y$
[B] $u=x+10$ and $v \neq y$
[C] $u+10=x$ and $v=y$
[D] $u+10=x$ and $v \neq y$

## Program Evaluation

10) On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.
Initialize the address register
Initialize the count to 500
LOOP: Load a byte from device
Store in memory at address given by address register
Increment the address register
Decrement the count
If count $!=0$ go to LOOP
Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.
The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?
[A] 3,4
[B] 4,4
[C]5,1
[D]6,7

|  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1. | B | 2. | C | 3. | C | 4. | B | 5. | A |
| 6. | C | 7. | C | 8. | C | 9. | D | 10. | A |

