# Index- Operating System

# Sl.No. Name of the Topic

- 1. Process Management
- 2. CPU Scheduling
- 3. Inter Process Communication
- 4. Dead Locks
- 5. Memory Management
- 6. Disk Scheduling
- 7. Program Evolution

A process has been allocated 3 page frames. Assume that none of the pages of the process are available in the memory initially. The process makes the following sequence of page references (reference string); 1,2,1,3,7,4,5,6,3,1

1) If optimal page replacement policy is used, how many page faults occur for the above reference string? 2 Marks GATE-CSE/IT-2007()

[A] 7	[B] 8
[C]9	[D]10

#### Common Data for Q2 and Q3 is given below

Barrier is a synchronization construct where a set of processes synchronizes globally i.e., each process in the set arrives at the barrier and waits for all others to arrive and then all processes leave the barrier. Let the number of processes in the set be three and S be a binary semaphore with the usual P and V functions. Consider the following C implementation of a barrier with line numbers shown on the left. Void barrier (void) {

voiu	Darrie	
1	:	P(S)
2	:	process _ arrived ++ ;
3	:	V(S);
4	:	while(process _ arrived ! = 3);
5	:	P(S);
6	:	process_ left ++;
7	:	if (process _ left = $=$ 3)
8	:	process _ arrived = 0;
9	:	process _ left = 0;
10	:	}
11	:	V(S);
}		
The	variable	es process arrived and process left are shared among all processes and are initialized

The variables process \_ arrived and process \_ left are shared among all processes and are initialized to zero. In a concurrent program all the three processes call the barrier function when they need to synchronize globally.

2) 24. The above implementation of barrier is incorrect. Which one of the following is true? 2 Marks GATE-CSE/IT-2006()

mediate succession [D]The barrier implementation is correct if there are only two processes instead of three

[B] At the beginning of the barrier the first process to enter the barrier waits until process\_ arrived

- 3) Which one of the following rectifies the problem in the implementation?
  - [A] Lines 6 to 10 are simply replaced by process\_ arrived

[C]Lines 6 to 10 need not be inside a critical section

- becomes zero before proceeding to execute P (S)
- [C]Context switch is disabled at the beginning of the barrier and re-enabled at the end
- [D]The variable process\_left is made private instead of shared
- 4) What is the maximum number of reduce moves that can be taken by a bottom-up parser for a grammar with no epsilon- and unit-production (i.e., of type  $A \rightarrow \in$  and  $A \rightarrow a$ ) to parse a string with n tokens? 1 Marks GATE-CSE/IT-2013()

[A]n/2	[B] n-1
[C]2n-1	[D]2 <sup>n</sup>

5) Which one of the following is the tightest upper bound that represents the time complexity of inserting an object into a binary search tree of n nodes?

[A]O(1)	[B]O(log n)
[C]O(n)	[D]O(n log n)

1 Marks GATE-CSE/IT-2013()

2 Marks GATE-CSE/IT-2006()

6) Which one of the following is the tightest upper bound that represents the number of swaps required to sort n numbers using selection sort?

1 Marks GATE-CSE/IT-2013()  $[A] O(\log n)$ [B]O(n)  $[C]O(n \log n)$  $[D]O(n^2)$ 7) A shared variable x, initialized to zero, is operated on by four concurrent processes W, X, Y, Z as follows. Each of the processes W and X reads x from memory, increments by one, stores it to memory, and then terminates. Each of the processes Y and Z reads x from memory, decrements by two, stores it to memory, and then terminates. Each process before reading x invokes the P operation (i.e., wait) on a counting semaphore S and invokes the V operation (i.e., signal) on the semaphore S after storing x to memory. Semaphore Sis initialized to two. What is the maximum possible value of x after all processes complete execution? 2 Marks GATE-CSE/IT-2013() [A]-2 [B] – 1 [D]2 [C]] 8) Which combination of the following features will suffice to characterize an OS as a multi-programmed OS? (A) More than one program may be loaded into main memory at the same time for execution. (B) If a program waits for certain events such as I/O, another program is immediately scheduled for execution. (C) If the execution of a program terminates, another program is immediately scheduled for execution.  $_{2 Marks GATE-CSE/IT-2002()}$ [A] A [B]A and B [C]A and C [D]A, B and C 9)Consider a set of n tasks with known runtimes  $r_1, r_2, \dots, t_Q$  be run on a uniprocessor machine. Which of the following processor scheduling algorithms will result in the maximum throughput? 1 Marks GATE-CSE/IT-2001() [A]Round-Robin [B] Shortest–Job–First [C]Highest-Response-Ratio-Next [D]First-Come-First-Served 10) Which of the following requires a device driver? 1 Marks GATE-CSE/IT-2001( ) [A] Register [B] Cache [D]Disk [C]Main memory 11) Which of the following does not interrupt a running process? 2 Marks GATE-CSE/IT-2001( ) [A] A device [B] Timer [C]Scheduler process [D]Power failure 12) Consider Peterson's algorithm for mutual exclusion between two concurrent processes i and j. The program executed by process is shown below. repeat flag[i]=true; turn=j; while (P) do no-op; Enter critical section, perform actions, then exit critical section Flag[i]=false; Perform other non-critical section actions. Until false; For the program to guarantee mutual exclusion, the predicate P in the while loop should be 2 Marks GATE-CSE/IT-2001() [A] flag[j]=true and turn=i [B] flag[j]=true and turn=i [C]flag[i]=true and turn=j [D]flag[i]=true and turn=i 13) A system uses FIFO policy for page replacement. It has 4 page frames with no pages loaded to begin with. The system first accesses 100 distinct pages in some order and then accesses the same 100 pages but now in the reverse order. How many page faults will occur? 1 Marks GATE-CSE/IT-2010() [A]196 [B] 192 [C]197 [D]195 14) A multi-user, multi-processing operating system cannot be implemented on hardware that does not support 2 Marks GATE-CSE/IT-1999() [A] Address translation [B]DMA for disk transfer

### Process management

[C] At least two modes of CPU execution (privileged and non-privileged)	[D]Demand paging
15) Which of the following actions is/are typically not performed context from process A to process B?	ormed by the operating system when switching
	2 Marks GATE-CSE/IT-1999( )
[A] Saving current register values and restoring saved register values for process B.	[B] Changing address translation tables.
[C]Swapping out the memory image of process A to the disk.	[D] Invalidating the translation look-aside buffer.
16) Raid configurations of the disks are used to provide	2 Marks GATE-CSE/IT-1999( )
[A] Fault-tolerance	[B]High speed
[C]high data density	[D]None of the above
17) In a resident - OS computer, which of the following sy situations?	stems must reside in the main memory under all
	1 Marks GATE-CSE/IT-1998( )
[A] Assembler	[B] Linker
[C] Loader	[D]Compiler
18) I/O redirection	1 Marks GATE-CSE/IT-1997( )
[A] implies changing the name of a file	[B] can be employed to use an existing file as input file for a program
[C]implies connection 2 programs through a pipe	[D]None of the above
19) An operating system contains 3 user processes each r of units of r such that no deadlocks will ever arise	requiring 2 units of resource R. the minimum number
(4) D	2 Marks GATE-CSE/IT-1997()
[A] 3	[B] 5
[C]4	[D]6
20) Each process Pi,i=19 is coded as follows repeat P(mutex) {critical section} v(mutex)	
forever The code foe P10 is identical except that it uses	v(mutex) in place of P(mutex).
What is the largest number of processes that can	2 Marks GATE-CSE/IT-1997( )
[A] 1	[B] 2
[C]3	[D]None of the above
21) The process state transition diagram in Fig.1.8 is a TERMINATED	representative of
NEW NEW	
RUNNING	
BLOCKED	
[A] a batch operating system	1 Marks GATE-CSE/IT-1996(     ) B] an operating system with a preemptive scheduler]
[C]an operating system with a non-preemptive scheduler	[D]a uni-programmed operating system.
22) For the daisy chain scheme of connecting I/O devic	es, which of the following statements is true? 1 Marks GATE-CSE/IT-1996()
[A] It gives non-uniform priority to various devices.	[B] It gives uniform priority to all devices.
[C] It is only useful for connecting slow devices to a processor device.	[D] It requires a separate interrupt pin on the processor for each device.

23) Consider a system having m resources of the same type. These resources are shared by 3 processes A , B and C , Which have peak demands of 3 , 4 and 6 respectively . For what value of m deadlock will not occur?

occur	2 Marks GATE-CSE/IT-1993( )
[A] 7 [C]10	[B] 9 [D] 1 3
[E] 15	
24) Consider three CPU-intensive processes, which requi and 6, respectively. How many context switches are no remaining time firstscheduling algorithm? Do not con	eeded if the operating system implements a shortest
[A] 1	[B] 2
[C]3	[D]4
<pre>25) The atomic feth-and-set x, y instruction unconditional value of x in y without allowing any intervening access implementation of P and Vfunctions on a binary set void p (binary_semaphore *S) {     unsigned *x = &amp;(S-&gt; value);}     do {       fetch- and - set x,y;       } while(y);     }     void V(binary_semphore *S) {         {S-&gt; value = 0;       }       Which one of the following is true ? </pre>	s to the memory location X. Consider the following emaphore S.
	2 Marks GATE-CSE/IT-2006()
[A] The implementation may not work if context switching is disabled in P	[B] Instead of using fetch-and-set, a pair of normal load/store can be used
<sup>[C]</sup> The implementation of V is wrong	[D]The code does not implement a binary semaphore
26) A process executes the following code for (i=0' l <n ;="" created="" is<="" td=""><td>· · · ·</td></n>	· · · ·
[A] n [C] <sup>2<sup>n</sup></sup>	$\label{eq:B} \begin{array}{c} \text{2 Marks GATE-CSE/IT-2008()} \\ \text{[B]} 2^n - 1 \\ \text{[D]} 2^{n+1} - 1 \end{array}$

#### Process management

Key Paper									
1.	Α	2.	В	3.	В	4.	С	5.	С
6.	В	7.	D	8.	D	9.	В	10.	в
11.	В	12.	в	13.	Α	14.	D	15.	D
16.	Α	17.	С	18.	В	19.	С	20.	С
21.	в	22.	Α	23.	Α	24.	D	25.	Α
26.	В								

1)Consider n processes sharing the CPU in a round-robin fashion. Assuming that each process switch takes s seconds, what must be the quantum size q such that the overhead resulting from process switching is minimized but at the same time each process is guaranteed to get its turn at the CPU at least every t seconds?

	second	ls?				
	$A]q \leq \frac{t}{d}$ $C]q \leq \frac{t}{d}$				$\begin{bmatrix} B \end{bmatrix} q \ge \frac{t-ns}{n-1}$ $\begin{bmatrix} D \end{bmatrix} q \ge \frac{t-ns}{n+1}$	2 Marks GATE-CSE/IT-1998( )
-	-		a far tha fall	owing pairs is:	$[D]^{q} = n+1$	
2)		scheduling	g for the foll	owing pairs is:	(1) Round robin	
	(B) Bato	ch processing			(2) SCAN	
	(C) Tim	e sharing			(3) LIFO	
	(D) Inte	rrupt processing			(4) FIFO	
[	A] A -	3 B - 4 C - 2	D-1		[B]A - 4 B - 3 C - 2 D - 1	1 Marks GATE-CSE/IT-1997( )
[	- A[	2 B – 4 C – 1	D – 3		[D]A - 3 B - 4 C - 3 D - 2	
3)	When a	an interrupt o	ccurs, an op	erating system		
,		·	<i>,</i> 1	5,		1 Marks GATE-CSE/IT-1997()
[	A]igno	res the interrup	t		[B] always changes state of inte processing the interrupt	errupted process after
[		ays resumes e cess after pro			[D] may change state of process to 'blocked' and so another process	•
(	CPU tin	ne requiremen	ts are 4, 1, 8,	1 time units respe	marrive at time 0 + in the order ctively. The completion time of A	
-	scheut	uling with time		e time unit is		2 Marks GATE-CSE/IT-1996()
	A]10				[B] 4	
[	C]8				[D]9	
5)	Which	scheduling pol	icy is most su	itable for a time sh	nared operating system?	1 Marks GATE-CSE/IT-1995( )
[A]ShortestJobFirst		[B]RoundRobin				
[C]FirstComeFirstServe				[D]Elevator		
6) The sequence is an optimal non-preemptive scheduling sequence for the following jobs which						llowing jobs which
I	eaves	the CPU idle fo	oruni	t(s) of time.		
	Job	Arrival time	Burst time			
	1	0.0	9			
	2	0.6	5			
	3	1.0	1			
г	V1/3 3	) 1 \ 1	1	_	[B]{2,1,3},0	2 Marks GATE-CSE/IT-1995( )
[A]{3, 2, 1}, 1 [C]{3, 2, 1}, 0				[D]{1, 2, 3},5		
			owina iohs a	re to be executed	l on a single processor system	
[	Job					
	р	4	+			

The jobs are assumed to have arrived at time  $0_+$  and in the order p, q, r, s, t. calculate the departure time (completion time) for job p if scheduling is round robin with time slice 1.

1

8

1

2

q

r

s t

543 A				2 Marks GATE-CSE/IT-1993()
[A]4 [C]11			[B]10 [D]12	
[E] none of the	above		[0]12	
8) Consider the fol (i) Context swite (ii) For user-leve (c) Kernel-supp (iv) User-level th	lowing statement ch is faster with k	ernel-supported em call can block n be scheduled i enttothe kernel	the entire process	
[A](ii), (iii) and (i [C](i) and (iii) on	-		[B] (ii) and (iii) only [D](i) and (ii) only	1 Marks GATE-CSE/IT-2004( )
	-	esses with the arr	ival times and the CPU-burst time	s aiven in
milliseconds Process P1 P2 P3 P4	Arrivaltime 0 1 2 4	Burst time 5 3 3 1	sses with the preemptive shortes	
	e first (SRPT) algo			2 Marks GATE-CSE/IT-2004( )
[A]5.50			[B] 5.75	2 Marks GATE-CSE/11-2004()
[C]6.00			[D]6.2	
All processes arr	ive at time zeo. Co	onsider the longes	tively) with compute time bursts t remaining time first(LRTF) scheo with the lowest processid. The av	duling algorithm. In
time is				2 Marks GATE-CSE/IT-2006( )
[A]13 units [C]15 units			[B]14 units [D]16 units	
respectively. Eac computation, an compute time fir getblocked on I/	ch process spends d the last 10% of ti st schedulingalgo O or when the runr	the first 20% ofex me doing I/O aga rithm and schedu ning process finish	with total execution time of 10,2 ecution time doing 1/0, the next in. Theoperating system uses a sl les a new processeither when the nes its compute burst. Assume tha ercentage of time does the CPU	70%of time doing nortestremaining running process It all I/O operations
[A] 0% [C]30.0%			[B] 10.6% [D]89.4%	()
12) An operating sys the arrival times Process E P1 P2 P3 P4	tem uses Shortes and execution t execution time 20 25 10 15 Il waiting time fo	imes for the follo Arrival time 0 15 30 45	first (SRT) process scheduling alg	
[A] 5			[B] 1 5	2 Marks GATE-CSE/IT-2007( )
[C]40			[D]55	

13) A virtual memory system uses first In first Out (FIFO) page replacement policyand allocates a fixed number of frames to a process. Consider the following statements :
 P: Increasing the number of page frames allocated to a process sometimes increases the page faultrate.

Q: Some program do not exhibit locality of reference. Which one of the following is TRUE ?

[A] Both P and Q are true, and Q is the reason for P [B] Both P and Q are true, but Q is not the reason for P

1 Marks GATE-CSE/IT-2007()

 [C]P is false, but Q is true
 [D]Both P and Q are false
 14) A single processor system has three resource typesX,Y, and Z, which are shared by three processes. There are 5 units of each resource type allocated to each process, and the column request denotes the number of units of each resource type requested by a process in order to complete execution. Which of these processes will finishLAST?

alloc request XXX XYZ P0 103 121 P1 201 012 P2 221 120 2 Marks GATE-CSE/IT-2007() [A]P0 [B] P1 [D]None of the above, since the system is in a [C]P2 deadlock 15) Two processes, P1 and P2, need to access a critical section of code. Consider the following synchronization construct used by theprocesses : /\* P1 \* / /\*P2 \*/ while (true) while (true) { { wants1 = true; wants2 = true;while(wants2 = = true); while (wants 1 = - true); /\*Critical /\*Critical Section \* / Section\*/ Wants 1 = false: wants2 = false;} 3 /\* Re mainder section \* / /\* Re mainder sec tion \*/ Here, wants 1 and wants 2 are shared variables, Which are intitilized to false. Which one of the following statements is TRUE about the above construct? 2 Marks GATE-CSE/IT-2007() [A]It does not ensure mutual exclusion. [B] It does not ensure bounded waiting [D] It does not prevent deadlocks, but ensures [C] It requires that processes enter the critical section in strict alternation mutual exclusion. 16) In which one of the following page replacement policies, Belady's anomaly may occur? 1 Marks GATE-CSE/IT-2008() [A] FIFO [B] Optimal [C]LRU [D]MRU 17) In the following process state transition diagramfor a uniprocessor system, assume that there are always some processes in theready state: Now consider the following statements: I.If a process makes a transition D, it would resultin another process making transition A immediately II. A process P2 in blocked state can make transition E while another process P1 is in running state III. The OS uses preemptive scheduling IV. The OS uses non-preemptive scheduling Which of the above statements are TRUE? 2 Marks GATE-CSE/IT-2009() [A]I and II [B] I and III [C]II and III [D]II and IV

18) Consider three processes, all arriving at time zero, with total execution time of 10,20 and 30 units,
respectively. Each process spends the first 20% of execution time doing I/O, the next 70% of time doing
computation, and the last 10% of time doing I/O again. The operating system uses a shortest remaining
compute time first scheduling algorithm and schedules a new process either when the running process
get blocked on I/O or when the running process finishes its compute burst. Assume that all I/O operations
can be overlapped as much as possible. For what percentage of time does the CPU remain idle?
2 Marks GATE-CSE/IT-2006( )

[A] 0%	[B] 10.6%
[C]30.0%	[D]89.4%

19) Least Recently Used (LRU) page replacement policy is a practical approximation to optimal page replacement. For the above reference string, how many more page faults occur with LRU than with the optimal page replacement policy?
 2 Marks GATE-CSE/IT-2007()

[A]0	[B] 1
[C]2	[D]3

20) A scheduling algorithm assigns priority proportional to the waiting time of a process. Every process starts with priority zero(the lowest priority). The scheduler re-evaluates the process priorities every T time units and decides the next process to schedule. Which one of the following is TRUE if the processes have no I/O operations and all arrive at time zero?

- [A] This algorithm is equivalent to the first-come-first-serve algorithm.
- [C]This algorithm is equivalent to the shortest-jobfirst algorithm.

[B] This algorithm is equivalent to the round-robin algorithm.[D]This algorithm is equivalent to the shortest-

remaining-time-first algorithm

21) Consider the following operation along with Enqueue and Dequeue operations on queues, where k is a global parameter

MultiDequeue (Q) { m = k while (Q is not empty) and (m > 0) { Dequeue (Q) m = m - 1 }

What is the worst case time complexity of a sequence of n queue operations on an initially empty queue? 2 Marks GATE-CSE/IT-2013()

[ <b>A</b> ] <sup>⊖(n)</sup>	$[B]\Theta(n+k)$
$[C]^{\Theta(nk)}$	$[D] \Theta(n^2)$

22) Consider the following statements with respect to user-level threads and kernel-supported threads

(i) Context switch is faster with kernel-supported threads

(ii) For user-level threads, a system call can block the entire process

(c) Kernel-supported threads can be scheduled independently

(iv) User-level threads are transparent to the kernel

Which of the above statements are true?

[A](ii), (iii) and (iv) only [C] (i) and (iii) only

1 Marks GATE-CSE/IT-2004()

[B](ii) and (iii) only [D](i) and (ii) only

Burst time

5

3

	P3	2	3					
	P4	4	1					
		urnaround time for the st (SRPT) algorithm ?	se processe	es with the preemptive shortest remaining				
[A]5.50			Г	2 Marks GATE-0 [B] 5.75	CSE/IT-2004( )			
[C]6.00				[D]6.2				
24)Conside nanosec seconds	<ul> <li>[C]6.00 [D]6.2</li> <li>24) Consider a system with a two-level paging scheme in which a regular memory access takes 150 nanoseconds, and servicing a page fault takes 8 milliseconds. An average instruction takes 100 nano seconds of CPU time, and two memory accesses. The TLB hit ratio is 99%, and the page fault rate is one in every 10,000 instructions. What is the effective average instruction execution time?</li> </ul>							
[A]645 n	anoseconds		[	[B]1050 nanoseconds				
[C]1215	nanosecon	ds	[	[D] 1230 nanoseconds				
and 6, re	spectively. remaining ti	How many context sw	itches are n	e 10,20 and 30 time units and arrive at times needed if the operating system implement o not count the context switches at time zero	:s a			
[A] 1			г	1 Marks GATE-0 [B] 2	CSE/IT-2006( )			
[C]3			-	[D]4				
26) Let W(n)		note respectively, the w ut of size n. Which of	orst case ar	nd average case running time of an algorith				
[A]A (n) =	=Ω (W (n))		[	$[B]A(n) = \Theta(W(n))$	()			
[C]A (n)	= O (W (n))		[	[D]A(n) = o(W(n))				
27) A thread is usually defined as a 'light weight process' because an operating system (OS) maintains smaller data structures for a thread than for a process. In relation to this, which of the followings is TRUE? 1 Marks GATE-CSE/IT-2011()								
	r-thread bas er state	sis, the OS maintains o	nly CPU [	[B] The OS does not maintain a separate sta each thread	ckfor			
virtua	l memory s			[D]On per thread basis, the OS maintain scheduling and accounting informati				
Process PO P1 P2	Arrivalt 0 ms 1 ms 2 ms	time Burst Time 9 ms 4ms 9ms		st time for three processes PO, P1 and P2.	rival or			
The pre-emptive shortest job first scheduling algorithm is used. Scheduling is carried out only at arrival or completion of processes. What is the average waiting time for the three processes?								

23) Consider the following set of processes, with the arrival times and the CPU-burst times given i	n
milliseconds	

Arrival time

0

1

Process P1

P2

		2 Marks GATE-CSE/IT-2011()
[A] 5.0 ms	[B]4.33 ms	
[C]6.33 ms	[D]7.33 ms	
<ul> <li>29) Which of the following statements are true?</li> <li>I. Shortest remaining time first scheduling may</li> <li>II. Preemptive scheduling may cause starvation</li> <li>III. Round robin is better than FCFS in terms of remaining the scheduling may</li> </ul>	1	
[A]I only	[B]I and III only	1 Marks GATE-CSE/IT-2010( )
[C]II and III only	[D]I, II and III	
عە) Consider the following schedule for transactions	5T1, T2 and T3:	
Read(Y)		
$\operatorname{Re}ad(Y)$		
Write (Y)		
Write(X)		
Write (X)		
$\operatorname{Re}\operatorname{ad}(X)$		
Write(X)		
Which one of the schedules below is the correct se	rialization of the above?	2 Marks GATE-CSE/IT-2010( )
[A] T  → T3→T2	[B] T2→T1→T3	
[C]T2→T3→T1	[D]T3→T1→T2	

Key Pape	r								
1.	D	2.	С	3.	D	4.	D	5.	В
6.	Α	7.	С	8.	Α	9.	Α	10.	Α
11.	в	12.	В	13.	В	14.	С	15.	D
16.	Α	17.	С	18.	В	19.	С	20.	В
21.	С	22.	в	23.	Α	24.	D	25.	В
26.	С	27.	Α	28.	Α	29.	D	30.	Α

1) Formatting for a floppy disk refers to	2 Marka CATE CSENT 4009()
[A] arranging the data on the disk in contiguous fashion	2 Marks GATE-CSE/IT-1998() [B] writing the directory
<sup>[C]</sup> erasing the system area	[D]writing identification information on all tracks and sectors
2) Alinkerisgiven object modulesforaset ofprogramsthat v Whatinformationneedtobeincludedinanobjectmod	lule?
[A] Object code	1 Marks GATE-CSE/IT-1995() [B]Relocationbits
[C] Namesandlocationsofallexternalsymbolsdefinedin theobjectmodule	[D] Absoluteaddressesofinternalsymbols
3) Which of the following system calls results in the sense of the s	ding of SYN packets ? 1 Marks GATE-CSE/IT-2008( )
[A] socket [C]listen	[B] bind [D]connect
4) Which of the following statements about synchron	ous and asynchronous I/O is NOT true? 2 Marks GATE-CSE/IT-2008( )
[A] An ISR is invoked on completion of I/O in synchronous I/O but not in asynchronous I/O	[B] In both synchronous and asynchronous I/O an ISR (Interrupt Service Routine) is invoked after completion of the I/O
[C]A process making a synchronous I/O call waits until I/O is complete, but a process making an a synchronous I/O call does not wait for completion of the I/O	[D]In the case of synchronous I/O, the process waiting for the completion of I/O is woken up by the ISR that is invoked after the completion of I/O.
5) Register renaming is done is pipelined processors	1 Marks GATE-CSE/IT-2012( )
[A] as an alternative to register allocation at compile time	[B] for efficient access to function parameters and local variables
[C]to handle certain kinds of hazards	[D]as part of address translation
6) A computer handles several interrupt sources of which Interrupt from CPU temperature sensor Interrupt from Mouse Interrupt from Keyboard Interrupt from Hard Disk	n the following are relevant for this question. 1 Marks GATE-CSE/IT-2011()
[A] Interrupt from Hard Disk	[B] Interrupt from Mouse
[C]Interrupt from Keyboard	[D]Interrupt from CPU temp sensor

### Inter-process communication

Key Paper									
1.	D	2.	D	3.	D	4.	Α	5.	С
6.	D								

### **Deadlocks**

<ol> <li>Let m[0]m[4] be mutexes (binary semaphores) and Suppose each process P[i] executes the following: wait (m[i];wait (m[(i+1) mode 4]);</li> </ol>	P[0] P[4] be processes.
release (m[i]); release (m[(i+1)mod 4]); This could cause	
	1 Marks GATE-CSE/IT-2000( )
[A] Thrashing [C]Starvation, but not deadlock	[B] Deadlock [D]None of the above
2) Which of the following is NOT a valid deadlock prev	2 Marks GATE-CSE/IT-2000( )
[A] Release all resources before requesting a new resource	[B] Number the resources uniquely and never request a lower numbered resource than the last one requested.
[C]Never request a resource after releasing any resource	[D]Request and all required resources be allocated before execution.
3) A computer has six tape drives, with n processes com What is the maximum value of n for the system to	
[A]6	1 Marks GATE-CSE/IT-1998( ) [B] 5
[A]0 [C]4	[D]3
4) A solution to the Dining Philosophers Problem which a	
	2 Marks GATE-CSE/IT-1996( )
[A] ensure that all philosophers pick up the left fork before the right fork	[B] ensure that all philosophers pick up the right fork before the left fork
[C]ensure that one particular philosopher picks up the left fork before the right fork, and that all other philosophers pick up the right fork before the left fork	[D]None of the above
5) Consider two processes P1 and P2 accessing thesha semaphores Sx and Syrespectively, both initialized to where P decrements the semaphore value, and V in P1:	o 1. P and V denote the usual semaphoreoperators,
whiletrue do{	whiletrue do {
L1:	L3:
L2:X = X + 1;	L4: Y=Y + 1;
Y = Y - 1;	X = Y - 1,
V(SX);	V(SY);
V(SY); }	V(SX); }
In order toavoid deadlock, the correct operators at L1	I,L2, L3 and L4 are respectively 2 Marks GATE-CSE/IT-2004()
[A] P(SY), PaSX); P(SX),P(SY) [C]P(SX), P(SX); P(SY), P(SY)	[B] P(SX), P(SY); P(SY), P(SX) [D]P(SX), P(SY); P(SX), P(SY)
6) Supposen processes, P1,, Pnsharem identical reso at atime. The maximum resource requirement of pro is a sufficient condition for ensuring thatdeadlock	ource units, whichcan be reserved and released one ocess piis sp where si >0. Which one of the following
is a sufficient condition for ensuring that deadlock	2 Marks GATE-CSE/IT-2005( )
$[A] \forall i, S_i < m$ $[C] \sum_{i=1}^n S_i < (m+n)$	$ [B] \forall i_i, S_i < n \\ [D] \sum_{i=1}^n S_i < (m * n) $
$\vec{i}_{i=1}$ 7) Which of the following is NOT true of deadlock pre-	vention and deadlock avoidance schemes ?
[A] In deadlock prevention, the request for resources	2 Marks GATE-CSE/IT-2008() [B] In deadlock avoidance, the request for resources is always granted if the resulting state is safe
is always granted if the resulting state is safe [C]Deadlock avoidance is less restrictive than deadlock prevention	is always granted if the resulting state is safe [D]Deadlock avoidance requires knowledge of resource requirements a priori

#### **Deadlocks**

8) Consider the following snapshot of a system running n processes. Process I is holding xi instances of a resource R, for 1 I n. Currently, all instances of R are occupied. Further, for all I, process I has placed a request for an additional yi instances while holding the xi instances it already has. There are exactly two processes p and q such that yp = yq = 0. Which one of the following can serve as a necessary condition to guarantee that the system is not approaching a deadlock ?

$$\begin{split} & [\textbf{A}] \min_{\substack{X_p, X_q \end{pmatrix}} < \max_{k^{\gamma} p, q} Y_k \\ & [\textbf{C}] \end{split}$$

2 Marks GATE-CSE/IT-2006()

1 Marks GATE-CSE/IT-2010()

9) Suppose n processes, P<sub>1</sub>,..., P<sub>n</sub> share m identical resource units, which can be reserved and released one at a time. The maximum resource requirement of process p<sub>i</sub> is s<sub>p</sub> where s<sub>i</sub> > 0. Which one of the following is a sufficient condition for ensuring that deadlock does not occur?
 2 Marks GATE-CSE/IT-2005()

2 Marks GATE-CSE/

$$\begin{split} & [\mathbf{A}] \, \forall_i s_i < m \\ & [\mathbf{C}] \sum_{i=1}^n s_i < (m+n) \end{split}$$

$$\label{eq:sigma_si} \begin{split} & \textbf{[B]} \, \forall_i s_i < n \\ & \textbf{[D]} \sum_{i=1}^n s_i < (m*n) \end{split}$$

10) Which of the following concurrency control protocols ensure both conflict serializability and freedom from deadlock?

- I. 2-phase locking
- II. Time-stamp ordering

[A]I only [C]Both I and II [B]II only [D]Neither I nor II

## **Deadlocks**

Key Paper									
1.	В	2.	Α	3.	Α	4.	с	5.	D
6.	с	7.	Α	8.	В	9.	С	10.	в

#### Common Data for Q1 and Q2 is given below

Suppose we want to synchronize two concurrent pro The code for the processes P and Q is shown below Process P: Process Q: while (1) { while (1) { W: Y: print'0'; print '1'; print '0' print '1'; X: Z: } Synchronization statements can be inserted only	w.
1) Which of the following will always lead to an output sta	-
<ul> <li>[A] P(S) at W, V(S) at X, P(T) at Y, V(T) at Z, Sand T initially 1</li> <li>[C]P(S) at W,V )(T) at X,P (T) at Y,V(S) at Z, S and T initially 1</li> <li>2) Which of the following will ensure that the output strin 10n1 where n is odd?</li> </ul>	2 Marks GATE-CSE/IT-2003() [B] P(S) at W,V (T) at X,P(T) at Y,V(S) Z, S initially 1, and T initially 0 [D]P(S) at W, V(T) at X,P(T) at Y,V(T) at Z,S initially 1, and T initially0
<ul> <li>[A] P(S) at W,V(S) at X,P(T) at Y,V(T) at Z,S and T initially 1</li> <li>[C]P(S) at W,V(S) at X,P(S) at Y,V(S) at Z, S initially 1</li> </ul>	2 Marks GATE-CSE/IT-2003() [B] P(S) at W,V(T) at X,P(T) at Y,V(S) at Z,S and T initially 1 [D]V(S) at W,V(T) at X,P(S) at Y,P (T) at Z,S and T initially 1 and Q4 is given below
A processor uses 2-level page tables for virtual to p levels are stored in the main memory. Virtual and ph is byte addressable. For virtual to physical address tra address are used as index into the first level page tal second level page table. The 12 least significant bits page. Assume that the page table entries in both lev processor has a translation look-aside buffer (TLB), virtual page numbers and the corresponding physica addressed cache with a hit ratio of 90%. Main memo and TLB access time is also 1 ns.	hysical address translation. Page tables for both ysical addresses are both 32 bits wide. The memory anslation, the 10 most significant bits of the virtual ble while the next 10 bits are used as index into the s of the virtual address are used as offset within the vels of page tables are 4 bytes wide. Further, the with a hit rate of 96%. The TLB caches recently used I page numbers. The processor also has a physically
3) Assuming that no page faults occur, the average time (to the nearest 0.5 ns)	taken to access a virtual address is approximately 2 Marks GATE-CSE/IT-2003()
[A] 1.5ns [C]3 ns	[B]2 ns [D]4 ns
4) Suppose a process has only the following pages in its starting at virtual address 0 x 00000000, two contig 00400000, and a stack page starting at virtual addres for storing the page tables of this process is	juous data pages starting at virtual address 0 x
	2 Marks GATE-CSE/IT-2003( )
[A] 8 KB [C] 1 6 KB	[B] 12KB [D]20KB
5) The essential content(s) in each entry of a page tab	
	1 Marks GATE-CSE/IT-2009( )
[A] virtual page number [C]both virtual page number and page fame number	[B] page frame number [D]access right information
6) A multilevel page table is preferred in comparison to a address to physical address because	-

[A] it reduces the memory access time to read or write a memory location	2 Marks GATE-CSE/IT-2009() [B] it helps to reduce the size of page table needed to implement the virtual address space of a process
[C] if is required by the translation lookaside buffer	[D]if helps to reduce the number of page faults in page replacement algorithms.
7) A RAM chip has a capacity of 1024 words of 8 bits e enable line needed to construct a 16K $ imes$ 16 RAM f	from 1K $ imes$ 8 RAM is
[A]4 [C]6	2 Marks GATE-CSE/IT-2013() [B] 5 [D] 7
8) In a system with 32 bit virtual addresses and 1 KB pa physical address translation is not practical beca	ge size, use of one – level page tables for virtual to
[A] the large amount of internal fragmentation [C] the large memory overhead in maintaining page tables	1 Marks GATE-CSE/IT-2003() [B] the large amount of external fragmentation [D] the large computation overhead in the translation process
9) The minimum number of page frames that must be a	
environment is determined by	1 Marks GATE-CSE/IT-2004( )
[A] The instruction set architecture [C]Physical memory size	[B]Page size [D]number of processes in memory
10) The atomic feth-and-set x,y instruction uncondition value of x in y without allowing any intervening acco implementation of P and V functions on a binary void p (binary_ semaphore *S) {	ess to the memory location X. Consider the following
unsigned y; unsigned *x = &(S-> value);} do { fetch - and - set x,y; } while (y);	
} void V(binary_semphore *S) { {S-> value = 0 ;	
} Which one of the following is true ?	
[A] The implementation may not work if context switching is disabled in P	2 Marks GATE-CSE/IT-2006() [B] Instead of using fetch-and-set, a pair of normal load/store can be used
<sup>[C]</sup> The implementation of V is wrong	[D]The code does not implement a binary semaphore
11) ACPU generates 32–bit virtual addresses. The pag aside buffer (TLB) which can hold a total of 128 pag minimum size of the TLB tag is	e size is 4 KB. The processor has a translation look –
[A] 11 bits	2 Marks GATE-CSE/IT-2006() [B] 13 bits
[C]15 bits	[D]20 bits
12) A computer system supports 32-bit virtual address virtual address space is of the same size as the phys decide to get rid of the virtual memory entirely. V	ses as well as 32-bit physical addresses. Since the ical address space, the operating system designers Which one of the following is true?
[A] Efficient implementation of multi–user support is no longer possible	2 Marks GATE-CSE/IT-2006() [B] The processor cache organization can be made more efficient now
[C] Hardware support for memory management is no longer needed	[D]CPU scheduling can be made more efficient now

13) Fetch And Add (X, i) is an atomic Read-Modify-Write instruction that reads the value of memory location X, increments it by the value i, and returns the old value of X. It is used in the pseudocode shown below to implement a busy-wait lock. Lis an unsigned integer shared variable initialized to 0. The value of 0 corresponds to lock being available, while any non-zero value corresponds to the lock being not available. AcquireLock(L){ While (Fetch And Add(L, 1)) L = 1: } Release Lock(L){ This i<sup>}</sup>mplementation 2 Marks GATE-CSE/IT-2012() [B] fails as L can take on a non-zero value when the [A] fails as L can overflow lock is actually available [C]works correctly but may starve some processes [D] works correctly without starvation 14) Let the page fault service time be 10ms in a computer with average memory access time being 20ns. If one page fault is generated for every 10<sup>6</sup> memory accesses, what is the effective access time for the memorv? 1 Marks GATE-CSE/IT-2011() [A] 21ns [B]30ns [C]23ns [D]35ns 15) Consider a hypothetical processor with an instruction of type LW R1, 20(R2), which during execution reads a 32-bit word from memory and stores it in a 32-bit register R1. The effective address of the memory location is obtained by the addition of constant 20 and the contents of register R2. Which of the following best reflects the addressing mode implemented by this instruction for the operand in memory? 1 Marks GATE-CSE/IT-2011( ) [A] Immediate Addressing [B] Register Addressing [C]Register Indirect Scaled Addressing [D] Base Indexed Addressing 16) An 8KB direct mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprising of the following. 1 Valid bit 1 Modified bit As many bits as the minimum needed to identify the memory block mapped in the cache. What is the total size of memory needed at the cache controller to store meta- data (tags) for the cache? 2 Marks GATE-CSE/IT-2011() [A]4864bits [B]6144bits [C]6656bits [D]5376bits 17) A main memory unit with a capacity of 4 megabytes is built using  $1M \times 1$ -bit DRAM chips. Each DRAM chip has 1K rows of cells with 1K cells in each row. The time taken for a single refresh operation is 100 nanoseconds. The time required to perform one refresh operation on all the cells in the memory unit is 1 Marks GATE-CSE/IT-2010()

 [A] 100 nanoseconds
 [B] 100\*2\*\* nanoseconds

 [C] 100&\*\*\* nanoseconds
 [D] 3200\*2\*\* nanoseconds

 18) Which of the following is not a form of memory?
 1 Marks GATE-CSE/IT-2002( )

 [A] instruction cache
 [B] instruction register

 [C] instruction opcode
 [D] translation look-a-side buffer

 19) The optimal page replacement algorithm will select the page that
 1 Marks GATE-CSE/IT-2002( )

	• •
19) The optimal page replacement algorithm will sele	ect the page that 1 Marks GATE-CSE/IT-2002( )
[A] Has not been used for the longest time in the past.	[B] Will not be used for the longest time in the future.
Has been used least number of times. [D]Ha	as been used most number of times.
In the index allocation scheme of blocks to a file, th	e maximum possible size of the file depends on 2 Marks GATE-CSE/IT-2002( )
[A] the size of the blocks, and the size of the address of the blocks.	[B] the number of blocks used for the index, and the size of the blocks.
	<ul> <li>[A] Has not been used for the longest time in the past.</li> <li>Has been used least number of times.</li> <li>[D] Has in the index allocation scheme of blocks to a file, the locks is a file, the locks is a file.</li> </ul>

21) More than one word are put in one cache block to IMMER GATE-CEENT 200() [A] exploit the temporal locality of reference in a program [C] reduce the miss penalty [C] reduce the miss penalty [C] reduce the miss penalty [C] Virtual memory implements the translation of a program's address space into physical memory [C] Virtual memory increases the degree of multiprogramming 23) The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called [A] Assembly [C] Rolocation [A] RAM [B] Disk [C] ROM [D] On-chip cache [C] On-chip cache [C] On-chip cache [C] Sometimes increase the number of page frames in main memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in min memory will [A] always decrease the number of page frames in were addresses the number of page frames in min memory will [A] always decrease the number of page frames in were addresses the number of page frames in min memory will [A] always decr	[C] the size of the blocks, the number of blocks used for the index, and the size of the address of the blocks.	[D]None of the above
[A] exploit the temporal locality of reference in a program       [B] exploit the spatial locality of reference in a program         [C] reduce the miss penalty       [D] none of the above         22) Which of the following statements is false?       TMEMS GATE-CSENT-2001()         [A] Virtual memory implements the translation of a program's address space into physical memory implements the degree of multiprogramming overhead       [B] Virtual memory reduces the context switching overhead         23) The process of assigning load addresses to the variant of the program and adjusting the code and date in the program to reflect the assigned addresses is called       TMEMS GATE-CSENT-2001()         [A] Assembly       [B] parsing       [C]Relocation       [D]Symbol resolution         24) Where does the swap space reside?       TMEMS GATE-CSENT-2001()       1         [A] ARAM       [B] Disk       [D]CN-chip cache         [C]Sometimes increase the number of page faults       [B] always increase the number of page faults       [B] always increase the number of page faults         [A] Abos v400 resolution with 256 colours on a 17 inch monitor       [B] 1600 × 400 resolution with 256 colours on a 17 inch monitor       [B] 1000 × 400 resolution with 256 colours on a 17 inch monitor         [C] Suppose the time to service a page fault is on the average memory access time addresses in a verage memory access time addresses in a sp.9.99% hit ratio results in average memory access tin ego musices	21) More than one word are put in one cache block to	1 Marka CATE CSE/IT 2004()
22) Which of the following statements is false?  [A) Virtual memory implements the translation of a program's address space into physical memory address space [B] Virtual memory reduces the program to exceed the size of the primary memory address space [C] Virtual memory increases the degree of multiprogramming 0 verhead 2 33) The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called 1		[B] exploit the spatial locality of reference in a
[A] Virtual memory implements the translation of a program's address space       [B] Virtual memory allows each program to exceed the size of the primary memory address space         [C]Virtual memory increases the degree of multiprogramming       (D)Virtual memory reduces the context switching overhead         23) The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called       1 Marks GATE-CSEMT-2001()         [A] Assembly       [B] parsing       [C]Rold and addresses is called       1 Marks GATE-CSEMT-2001()         [A] Assembly       [B] parsing       [C]Rold and addresses is called       1 Marks GATE-CSEMT-2001()         [A] RAM       [B] Disk       [C]ROM       [D]On-chip cache         25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page faults       [D]never affect the number of page faults         [C]Sometimes increase the number of page faults       [D]never affect the number of page faults       [D]and sate cost in average memory access time of 1 dinch monitor         [A] Add 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 256 colours on a 14 inch monitor       [D]800 × 800 resolution with 256 colours on a 14 inch monitor         [C] Suppose the time to service a page faults is on the average 10 milliseconds       [D] Processes can be given protected address spaces         [A] 1.9999 milliseconds       [B] Processes can be given	[C] reduce the miss penalty	[D]none of the above
[A] Virtual memory implements the translation of a program's address space       [B] Virtual memory aldows each program to exceed the size of the primary memory address space         [C] Virtual memory increases the degree of multiprogramming       [D] Virtual memory reduces the context switching overhead         [23) The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called       IMarks GATE-CSENT-2001()         [A] Assembly       [B] parsing       [C]Relocation       [D]O'n-chip cache         [24] Where does the swap space reside?       IMarks GATE-CSENT-2001()       [A] RAM         [A] RAM       [B] Disk       [D]On-chip cache         [25] Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page faults       [D]on-chip cache         [26] Agraphics card has on board memory of 1 MB. Which of the following modes can the card not support?       YMMAR GATE-CSENT-2001()         [A] 1600 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 256 colours on a 14       Inch monitor         [C] Suppose the time to service a page fault is on the average 10 milliseconds, while amemory access takes 1       Imarks GATE-CSENT-2001()         [A] 1.999 milliseconds       [B] 1 millisecond       ZMMAR GATE-CSENT-2001()         [C] Now down esolution with 16 million colours on a 14 inch monitor       Imich monitor       ZMMAR GATE-CSENT-200	22) Which of the following statements is false?	
multiprogramming       overhead         23) The process of assigning load addresses to the various parts of the program and adjusting the code and date in the program to reflect the assigned addresses is called         1Marks GATE-CSENT-2001( )         [A] Assembly       [B] parsing         [C] Relocation       [D] Symbol resolution         24) Where does the swap space reside?       1Marks GATE-CSENT-2001( )         [A] RAM       [B] Disk         [C]ROM       [D]On-chip cache         25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page faults       [B] always increase the number of page faults         [C]Sometimes increase the number of page faults       [D] never affect the number of page faults       [D] never affect the number of page faults         [A] 1600 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 256 colours on a 14       14 inch monitor         [C]Sompose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microseconds       [D] 1.9999 milloseconds       2 Marks GATE-CSENT-2001( )         [A] 1-9999 milliseconds       [B] 1 millisecond       2 Marks GATE-CSENT-2001( )         [A] 1500 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 256 colours on a 14       16 inch monitor         [C]Suppose the time to service a page fault is on the average 10 milliseconds, while a me	program's address space into physical memory	[B] Virtual memory allows each program to exceed
date in the program to reflect the assigned addresses is called       IMarks GATE-CSENT-2001()         [A] Assembly       [B] parsing         [C]Relocation       [D]Symbol resolution         24) Where does the swap space reside?       IMarks GATE-CSENT-2001()         [A] RAM       [B] Disk         [C]ROM       [D]On-chip cache         25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory will       IMarks GATE-CSENT-2001()         [A] always decrease the number of page faults       [B] always increase the number of page faults       [D]on-chip cache         [C] Sometimes increase the number of page faults       [D] never affect the number of page faults       [D]on subject and the some one page faults         [A] 1600 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor         [C] Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of 2 Marks GATE-CSENT-2004()         [A] Faster access to memory on an average.       [B] Processes can be given protected address spaces.         [C]Linker can assign addresses independent of where the program will be loaded in physical memory.       [D]Programs larger than the physical memory size can be run.         29) A linke reads four modules whose lengths are 200, 800, 600 and 500 words, resp		-
[A] Assembly       [B] parsing         [C] Relocation       [D] Symbol resolution         24) Where does the swap space reside?       IMarks GATE-CSENT-2001()         [A] RAM       [B] Disk         [C]ROM       [D] On -chip cache         25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory will       IMarks GATE-CSENT-2001()         [A] always decrease the number of page frames in main memory will       IMarks GATE-CSENT-2001()         [A] always decrease the number of page faults       [D] never affect the number of page faults         [C] Sometimes increase the number of page faults       [D] never affect the number of page faults         [C] Sometimes increase the number of page faults       [D] never affect the number of page faults         [A] 1600 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor         [C]S00 × 400 resolution with 16 million colours on a 17 inch monitor       [D] J800 × 800 resolution with 256 colours on a 14 inch monitor         [C] S00 × 400 resolution with 16 million colours on a 17 inch monitor       [D] S00 × 800 resolution with 256 colours on a 14 inch monitor         [C] S00 × 400 resolution with 16 million colours on a 17 inch monitor       [B] 1 milliseconds       [D] .9999 milcroseconds         [A] 1.9999 milcroseconds       [B] 1 milliseconds       [D] .9999 micro		
[C]Relocation       [D]Symbol resolution         24) Where does the swap space reside?       Imarks GATE-CSENT-2001()         [A] RAM       [B] Disk         [C]ROM       [D]On-chip cache         25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory will       Imarks GATE-CSENT-2001()         [A] always decrease the number of page faults       [B] always increase the number of page faults         [C] sometimes increase the number of page faults       [D] never affect the number of page faults         [C] Sometimes increase the number of page faults       [D] never affect the number of page faults         [A] 1600 × 400 resolution with 256 colours on a 17 inch monitor       [B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor         [C] Soup × 400 resolution with 16 million colours on a 17 inch monitor       [D] 800 × 800 resolution with 256 colours on a 14 inch monitor         [C] Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of [C] 9.999 milliseconds       [D] never affect the number of address space [B] 1 millisecond         [C] Linker can assign addresses independent of where the program will be loaded in physical memory.       [B] Processes can be given protected address spaces.         [D] Programs larger than the physical memory size can be run.       [D] Programs larger than the physical memory si	[A] Accombly	
[A] RAM       [B] Disk         [C]ROM       [D]On-chip cache         25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory will       1 Marks GATE-CSE/T-2001()         [A] always decrease the number of page faults       [B] always increase the number of page faults       [C]sometimes increase the number of page faults         [C] sometimes increase the number of page faults       [D] never affect the number of page faults       20 A graphics card has on board memory of 1 MB. Which of the following modes can the card not support?         [A] 1600 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor         [C]Sobox 400 resolution with 16 million colours on a 17 inch monitor       [D]800 × 800 resolution with 256 colours on a 14 inch monitor         27) Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of [C]9.999 milliseconds       2 Marks GATE-CSE/T-2000()         [A] Faster access to memory on an average.       [B] Processes can be given protected address spaces.         [C]Linker can assign addresses independent of where the program will be loaded in physical memory.       [B] Processes can be given protected address spaces.         [D]Programs larger than the physical memory size can be run.       29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded i	-	
[A] RAM[B] Disk[C]ROM[D]On-chip cache25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory willI Marks GATE-CSENT-2001()[A] always decrease the number of page faults[B] always increase the number of page faults[D]never affect the number of page faults[C] sometimes increase the number of page faults[D]never affect the number of page faults[D]never affect the number of page faults26) A graphics card has on board memory of 1 MB. Which of the following modes can the card not support? 2 Marks GATE-CSENT-2000()2 Marks GATE-CSENT-2000()[A] 1600 × 400 resolution with 256 colours on a 17 inch monitor[B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor[D]800 × 800 resolution with 256 colours on a 14 inch monitor[C] 2800 × 400 resolution with 16 million colours on a 17 inch monitor[D] 800 × 800 resolution with 256 colours on a 14 inch monitor2 Marks GATE-CSENT-2000()[A] 1.9999 milliseconds [C].9999 microseconds[B] 1 milliseconds [D] 1.9999 microseconds2 Marks GATE-CSENT-2000()[A] Faster access to memory on an average. [C]Linker can assign addresses independent of where the program will be loaded in physical memory.[B] Processes can be given protected address spaces.[D] Programs larger than the physical memory size can be run.[D] Programs larger than the physical memory size can be run.29. A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?	24)Where does the swap space reside?	1 Marks GATE-CSE/IT-2001( )
<ul> <li>25) Consider a virtual memory system with FIFO page replacement policy. For an arbitrary page access pattern, increasing the number of page frames in main memory will 1 Marks GATE-CSE/IT-2001()</li> <li>[A] always decrease the number of page faults</li> <li>[B] always increase the number of page faults</li> <li>[C] sometimes increase the number of page faults</li> <li>[D] never affect the number of page faults</li> <li>(C] sometimes increase the number of page faults</li> <li>(A] always decrease the number of page faults</li> <li>(D] never affect the number of page faults</li> <li>(E] always increase the number of page faults</li> <li>(D] never affect the number of page faults</li> <li>(E] always increase the number of page faults</li> <li>(D] never affect the number of page faults</li> <li>(E] always increase the number of page faults</li> <li>(D] No × 400 resolution with 16 million colours on a 14 inch monitor</li> <li>(D) No × 400 resolution with 16 million colours on a 14 inch monitor</li> <li>(D) No × 400 resolution with 256 colours on a 14 inch monitor</li> <li>(A] 1.9999 milliseconds</li> <li>(B] 1 millisecond</li> <li>(C] 9.999 microseconds</li> <li>(B] 1 millisecond</li> <li>(D] 1.9999 microseconds</li> <li>(D] Programs larger than the physical memory size can be run.</li> </ul> (a) Aliker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?	[A] RAM	
pattern, increasing the number of page frames in main memory will       1 Marks GATE-CSE/IT-2001()         [A] always decrease the number of page faults       [B] always increase the number of page faults         [C] sometimes increase the number of page faults       [D] never affect the number of page faults         26) A graphics card has on board memory of 1 MB. Which of the following modes can the card not support?       2 Marks GATE-CSE/IT-2001()         [A] 1600 × 400 resolution with 256 colours on a 17       [B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor         [C]800 × 400 resolution with 16 million colours on a 17 inch monitor       [D]800 × 800 resolution with 256 colours on a 14 inch monitor         27) Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of 2 Marks GATE-CSE/IT-2001()         [A] 1.9999 milliseconds       [B] 1 millisecond         [C]9.999 microseconds       [D]1.9999 microseconds         [B] Processes can be given protected address spaces.         [C]Linker can assign addresses independent of where the program will be loaded in physical memory.       [D]Programs larger than the physical memory size can be run.         29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?	[C]ROM	[D]On-chip cache
[A] always decrease the number of page faults[B] always increase the number of page faults[C] sometimes increase the number of page faults[D] never affect the number of page faults26) A graphics card has on board memory of 1 MB. Which of the following modes can the card not support? 2 Marks GATE-CSE/TT-2000()[A] 1600 × 400 resolution with 256 colours on a 17 inch monitor[B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor[C] 800 × 400 resolution with 16 million colours on a 17 inch monitor[D] 800 × 800 resolution with 256 colours on a 14 inch monitor27) Suppose the time to service a page fault is on the average 10 milliseconds, while amemory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of [C] 9.999 microseconds[B] 1 millisecond [D] 1.9999 microseconds28) Which of the following is/are advantage of virtual where the program will be loaded in physical memory.[B] Processes can be given protected address spaces.[C] Linker can assign addresses independent of where the program will be loaded in physical memory.[D] Programs larger than the physical memory size can be run.29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?		main memory will
[A] 1600 × 400 resolution with 256 colours on a 17 inch monitor       [B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor         [C]800 × 400 resolution with 16 million colours on a 17 inch monitor       [D]800 × 800 resolution with 256 colours on a 14 inch monitor         27) Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of [C]9.999 milliseconds       [B] 1 millisecond         [C]9.999 milliseconds       [B] 1 millisecond       2 Marks GATE-CSE/IT-2000()         [A] 1.9999 milliseconds       [B] 1 millisecond       2 Marks GATE-CSE/IT-2000()         [A] 1.9999 milliseconds       [B] 1 millisecond       2 Marks GATE-CSE/IT-2000()         [A] 1.9999 milliseconds       [B] 1 millisecond       2 Marks GATE-CSE/IT-2000()         [C] J.9999 microseconds       [D] 1.9999 microseconds       2 Marks GATE-CSE/IT-2000()         [A] Faster access to memory on an average.       [B] Processes can be given protected address spaces.       2 Marks GATE-CSE/IT-1999()         [C] Linker can assign addresses independent of where the program will be loaded in physical memory.       [D] Programs larger than the physical memory size can be run.         29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?		[B] always increase the number of page faults
[A] 1600 × 400 resolution with 256 colours on a 17 inch monitor[B] 1600 × 400 resolution with 16 million colours on a 14 inch monitor[C]800 × 400 resolution with 16 million colours on a 17 inch monitor[D]800 × 800 resolution with 256 colours on a 14 inch monitor27) Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of [C]9.999 milliseconds[B] 1 millisecond [D]1.9999 milcroseconds28) Which of the following is/are advantage of virtual where the program will be loaded in physical memory.[B] Processes can be given protected address spaces.[C]Linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?[D]Programs larger than the physical were spaced words, respectively. If they are	26) A graphics card has on board memory of 1 MB. Whic	
<ul> <li>17 inch monitor</li> <li>27) Suppose the time to service a page fault is on the average 10 milliseconds, while a memory access takes 1 microsecond. Then a 99.99% hit ratio results in average memory access time of 2 Marks GATE-CSE/IT-2000()</li> <li>[A] 1.9999 milliseconds</li> <li>[B] 1 millisecond</li> <li>[C]9.999 microseconds</li> <li>[D]1.9999 microseconds</li> <li>28) Which of the following is/are advantage of virtual memory?</li> <li>2 Marks GATE-CSE/IT-1999()</li> <li>[A] Faster access to memory on an average.</li> <li>[C]Linker can assign addresses independent of where the program will be loaded in physical memory.</li> <li>[D]Programs larger than the physical memory size can be run.</li> <li>29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?</li> </ul>		[B] $1600 \times 400$ resolution with $16$ million colours on a
1 microsecond. Then a 99.99% hit ratio results in average memory access time of       2 Marks GATE-CSE/IT-2000()         [A] 1.9999 milliseconds       [B] 1 millisecond         [C]9.999 microseconds       [D]1.9999 microseconds         28) Which of the following is/are advantage of virtual memory?       2 Marks GATE-CSE/IT-1999()         [A] Faster access to memory on an average.       [B] Processes can be given protected address spaces.         [C]Linker can assign addresses independent of where the program will be loaded in physical memory.       [D]Programs larger than the physical memory size can be run.         29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?       [I] Processes can be can		
[A] 1.9999 milliseconds[B] 1 millisecond[C]9.999 microseconds[D]1.9999 microseconds28) Which of the following is/are advantage of virtual memory?2 Marks GATE-CSE/IT-1999( )[A] Faster access to memory on an average.[B] Processes can be given protected address spaces.[C]Linker can assign addresses independent of where the program will be loaded in physical memory.[D]Programs larger than the physical memory size can be run.29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?[D] Programs larger than the physical memory size can be run.		average memory access time of
[C]9.999 microseconds[D]1.9999 microseconds28) Which of the following is/are advantage of virtual memory?2Marks GATE-CSE/IT-1999( )[A] Faster access to memory on an average.[B] Processes can be given protected address spaces.[C]Linker can assign addresses independent of where the program will be loaded in physical memory.[D]Programs larger than the physical memory size can be run.29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?	[A] 1, 9999 millise conds	
<ul> <li>28) Which of the following is/are advantage of virtual memory?</li> <li>28) Which of the following is/are advantage of virtual memory?</li> <li>[A] Faster access to memory on an average.</li> <li>[C]Linker can assign addresses independent of where the program will be loaded in physical memory.</li> <li>[D]Programs larger than the physical memory size can be run.</li> <li>29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?</li> </ul>		
<ul> <li>[A] Faster access to memory on an average.</li> <li>[C]Linker can assign addresses independent of where the program will be loaded in physical memory.</li> <li>[B] Processes can be given protected address spaces.</li> <li>[D]Programs larger than the physical memory size can be run.</li> <li>29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?</li> </ul>		
<ul> <li>[A] Faster access to memory of an average.</li> <li>[C]Linker can assign addresses independent of where the program will be loaded in physical memory.</li> <li>[D]Programs larger than the physical memory size can be run.</li> <li>[D]Programs larger than the physical memory size can be run.</li> </ul>	.,	2 Marks GATE-CSE/IT-1999( )
<ul> <li>where the program will be loaded in physical memory.</li> <li>29) A linker reads four modules whose lengths are 200, 800, 600 and 500 words, respectively. If they are loaded in that order, what are the relocation constants?</li> </ul>		
loaded in that order, what are the relocation constants?	where the program will be loaded in physical	
		ants?
[A]0,200,500,600 [B]0,200,1000,1600		1 Marks GATE-CSE/IT-1998()
[A]0,200,500,600 [B]0,200,1000,1600 [D]200,700,1300,2100		
30) A language L allows declaration of arrays whose sizes are not known during compilation. It is required to		

make efficient use of memory. Which one of the following is true?

	1 Marks GATE-CSE/IT-1997( )
[A] A compiler using static memory allocation can be written for L	[B] A compiler cannot be written for L; an interpreter must be used.
[C]A compiler using dynamic memory allocation can be written for L	[D] None of the above
31)Thrashing	
[A] reduces page I/O	1 Marks GATE-CSE/IT-1997( ) [B] decreases the degree of multiprogramming
[C]implies excessive page I/O	[D]improve the system performance
32) Dirty bit for a page in a page table	
	1 Marks GATE-CSE/IT-1997( )
[A] helps avoid unnecessary writes on a paging device	[B] helps maintain LRUinformation
[C] allows only read on a page	[D]None of the above
33) A 1000 Kbyte memory is managed using variable pa partitions of sizes 200 Kbytes and 260 Kbytes respect could be denied is for	
	2 Marks GATE-CSE/IT-1996()
[A]151	[B] 181
[C]231	[D]541
34) In a paged segmented scheme of memory manageme because In a paged segmented	ent, the segment table itself must have a page table 1 Marks GATE-CSE/IT-1995()
[A] the segment table is often too large to fit in one	
page	[B] each segment is spread over a number of pages
[C]segment tables point to page table and not to the physical locations of the segment	[D] the processor's description base register points to a page table
35) Which of the following page replacement algorithm	ns suffers from Belady's anamoly? 1 Marks GATE-CSE/IT-1995,GATE-CSE/IT-1995()
[A] Optimal replacement	[B] LRU
[C]FIFO	[D]Both (a) and (c)
36) In a virtual memory system the address space specific bethan the physical memory size and	
[A] smaller, smaller	[B]smaller, larger
[C]larger, smaller	[D]larger, larger
37) Amemorypagecontainingaheavilyusedvariablethatwasin n	itializedveryearlyandisinconstantuseisremovedwhe
	1 Marks GATE-CSE/IT-1994()
[A] LRUpagereplacementalgorithmisused	[B] FIFOpagereplacementalgorithmisused
[C]LFUpagereplacementalgorithmisused	[D]Noneoftheabove
38) Consider the following heap (figure) in which blank 4 - 50 - 4 - 150 - 4 - 300 - 4 - 350 - 4 - 600 - 4	regions are not in use and natched region are in use.
Increasing addresses	125 FO can be catiofic diffuse use
The sequence of requests for blocks of size 300, 25,	I 25, 50 Can be satisfied if we use 1 Marks GATE-CSE/IT-1994( )

[A] eitherfirstfitorbestfitpolicy(anyone) [C]bestfitbutfirstfitpolicy [B]firstfitbutnotbestfitpolicy [D]Noneoftheabove 39) A Unix-style I-node has 10 direct pointers and one single, one double and one triple indirect pointers. Disk block size is 1 Kbyte, disk block address is 32 bits, and 48-bit integers are used. What is the maximum possible file size ?

24		2 Marks GATE-CSE/IT-2004()
[A] 2 <sup>24</sup> bytes	[B]2 <sup>32</sup> bytes	
[C]2 <sup>34</sup> bytes	[D]2 <sup>48</sup> bytes	
40) ACPU generates 32-bit virtual addresses. aside buffer(TLB) which can hold a total of minimum size of the TLB tag is		vay setassociative. The
[A]11 bits	[B] 1 3 bits	2 Marks GATE-CSE/IT-2006( )
[C] 15 bits	[D]20 bits	
<ul> <li>41) A computer system supports 32-bit virtuala address spaceis of the same size as the phy get rid of the virtual memoryentirely. Wh (a) Efficient implementation of multi-use (b) The processor cache organization can be (c)Hardware support for memory managem (d) CPU scheduling can be made more eigenvalue and the support of the</li></ul>	addresses as well as 32–bit physica ysical address space, the operatin hich one of the following is true er supportis no longer possible e mademore efficient now hent is nolonger needed	g system designersdecide to
-		2 Marks GATE-CSE/IT-2006( )
[A] Efficient implementation of multi–user sup no longer possible	more efficient now	e organization can be made v
[C]Hardware support for memory managem longer needed	ent is no [D]CPU scheduling ca	an be made more efficient now
42) The data block of a very large file in the Uni	x file system are allocated using	1 Marks GATE-CSE/IT-2008( )
[A] Contiguous allocation	[B] Linked allocation	
[C]Indexed allocation	[D]an extension of in	ndexed allocation
43) A processor uses 36 bit physical addresses Kbytes. Each page table entry is of size 4 by address translation, where the virtual add bits 30-31 are used to index into the fir bits 21-29 are used to index into the se bits 12-20 are used to index into the th bits 0-11 are used as offset within the p The number of bits required for addressing entry of the first, second and third level p	rtes. At hree level page table is use dress is used as follows. rst level page table, econd level page table urd level page table page the next level page table (or page	d for virtual-to-physical
[A]20,20 and 20	[B]24,24 and 24	2 Marks GATE-CSE/11-2000()
[C]24,24 and 20 Statement for Lin	[D]25,25 and 24 Need answer Q44 and Q45 is given below	v
44) A computer uses 46-bit virtual address, 32- organization. The page table base regis ,which occupies exactly one page. Each en second-level table (T2). Each entry of T2 s Each entry of T3 stores a page table entry computer has a 1 MB 16 way set associative size is 64 bytes.	ter stores the base address of the stores the base address stores the base address of a page (PTE). The PTE is 32 bits in size. T	ne first-level table (T1) ess of a page of the e of the third-level table (T3) The processor used in the
Q. What is the size of a page in KB in thi		arks GATE-CSE/IT-2013,GATE-CSE/IT-2013( )
[A]2	[B] 4	.,
[C]8	[D]16	
What is the minimum number of page colo	urs needed to guarantee that no t	wo synonyms map to different

45) What is the minimum number of page colours need sets in the processor cache of this computer?

2 Marks G	ATE-CSE/IT-2013()

[A] 2	[B] 4
[C]8	[D]16

Key Paper									
1.	в	2.	С	3.	D	4.	С	5.	В
6.	В	7.	В	8.	с	9.	Α	10.	Α
11.	Α	12.	с	13.	В	14.	В	15.	D
16.	D	17.	В	18.	с	19.	в	20.	в
21.	В	22.	D	23.	D	24.	в	25.	С
26.	Α	27.	D	28.	D	29.	С	30.	С
31.	С	32.	Α	33.	D	34.	Α	35.	С
36.	С	37.	в	38.	В	39.	С	40.	С
41.	с	42.	D	43.	D	44.	с	45.	Α

1) Which of the following disk scheduling strategies is likely to give the best through put? 1 Marks GATE-CSE/IT-1999( ) [A] Farthest cylinder next [B] Nearest cylinder next [C]First come first served [D]Elevator algorithm 2) The root directory of a disk should be placed 2 Marks GATE-CSE/IT-1993( ) [A] atafixed address in main memory [B] at a fixed location on the disk [C]anywhere on the disk [D]at a fixed location on the system disk [E] anywhere on the system disk 3) Consider an operating system capable of loading and executing a single sequential user process at a time. The disk head scheduling algorithm used is First Served (FCFS). If FCFS is replaced by ShortestSeekTimeFirst (SSTF), claimed by the vendor to given 50% better benchmark results, whatis the expected improvement in the I/Operformance of user programs? 1 Marks GATE-CSE/IT-2004() [A] 50% [B]40% [C]25% [D]0% 4) Consider a disk system with 100 cylinders. The requests to access the cylinders occur in following sequence : 4,34,10,7,19,73,2,15,6,20 Assuming that the head is currently at cylinder 50, what is the time taken o satisfy all requests if it takes 1 ms to move from one cylinder to adjacent one and shortest seek time first policy is used? 2 Marks GATE-CSE/IT-2009() [A] 95 ms [B]119 ms [C]233 ms [D]276ms 5) The enter\_CS() and leave \_CS() functions to implement critical section of a process are realized using test-and-set instructions as follows: Void enter \_ cs (X) ł while (test -and-set(X)): } Void leave\_ CS (X) { X=0 ; } In the above solution, X is a memory location associated with the CS and is initialized to 0. Now consider the following statements I. The above solution to CS problem is deadlock-free II. The solution is starvation free III. The processes enter CS in FIFO order IV. More than one process can enter CS at the same time Which of the above statements are TRUE? 2 Marks GATE-CSE/IT-2009( ) [A]I only [B]I and II [C]II and III [D]IV only 6) Using a larger blocks size in a fixed block size file system leads to 1 Marks GATE-CSE/IT-2003( ) [A] Better disk throughput but poorer disk space [B]Better disk throughput and better disk space utilization utilization [C]Poorer disk throughput but better disk space [D] Poorer disk throughput and poorer disk space utilization. utilization 7) Consider an operating system capable of loading and executing a single sequential user process at a time. The disk head scheduling algorithm used is First Served (FCFS). If FCFS is replaced by Shortest Seek Time First (SSTF), claimed by the vendor to given 50% better benchmark results, what is the expected improvement in the I/O performance of user programs? 1 Marks GATE-CSE/IT-2004()

[C]25%	[D] 0%	
cylinder contains 64 sectors of organized cylinder-wise and the	ording surfaces $(0 - 15)$ having 16384 cylinders $(0 - 16383)$ 0 - 63). Data storage capacity in each sector is 512 bytes. D addressing format is . A file of size 42797 KB is stored in the di s < 1200, 9, 40>. What is the cylinder number of the last sector o nner?	Data are isk and the
[A]1281	2 Marks G/ [B] 1282	ATE-CSE/IT-2013()
[C]1283	[D]1284	
	t pointers and one single, one double and one triple indirect poi block address is 32 bits, and 48–bit integers are used. What is	the
[A] 2 <sup>24</sup> bytes	[B] 2 <sup>32</sup> bytes	E-CSE/IT-2004( )
[C]2 <sup>34</sup> bytes	[D] 2 <sup>48</sup> bytes	
address and 1 doubly indirect b	k uses a file descriptor with 8 direct block addresses, 1 indire lock address. The size of each disk block is 128 Bytes and the s he maximum possible file size in this file system is	sizeofeach
[A] 3 KBytes	[B] 35 KBytes	E-CSE/IT-2012( )
[C]280 KBytes	[D]dependent on the size of the disk	
seek time of the disk to a randor libraries are loaded from randor	es at startup. Loading each library requires exactly one disk ac I location is given as 10ms. Rotational speed of disk is 6000rpn I locations on the disk, how long does it take to load all libraries ock once the head has been positioned at the start of the bloc	n. If all 100 ? (The time

neglected) [A]0.50s [B] 1.50s [C]1.25s [D]1.00s

Disk scheduling

2 Marks GATE-CSE/IT-2011()

# Disk scheduling

Key Paper									
1.	С	2.	Α	3.	D	4.	В	5.	Α
6.	Α	7.	D	8.	D	9.	с	10.	в
11.	в								

1) The overlay tree for a program is as shown below:	
А 4 КВ В 6 КВ С	8 КВ
D = 6  KB $E = 8  KB$ $F = 2  KB$ $G$	4 KB
what will be the size of the partition (in physical	memory) required to load (and run) this program?
[A] 12 KB [C] 10 KB	2 Marks GATE-CSE/IT-1998() [B] 1 4 KB [D] 8 KB
2) A critical section is a program segment	1 Marks GATE-CSE/IT-1996( )
[A] which should run in a certain specified amount of time	[B] which avoids deadlocks
<sup>[C]</sup> where shared resources are accessed	[D]which must be enclosed by a pair of semaphore operations, P and V
3) The address sequence generated by tracing a particu system with 100 records per page with 1 free main m number of page faults?	emory frame is recorded as follows.What is the
0100,0200,0430,0499,0530,0560,0120	, 0220 , 0240 , 0260 , 0320 , 0370 2 Marks GATE-CSE/IT-1995( )
[A]13 [C]7	[B] 8 [D]10
4) Which one of the following statements is true?	1 Marks GATE-CSE/IT-1994( )
<ul><li>4) Which one of the following statements is true?</li><li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li></ul>	1 Marks GATE-CSE/IT-1994( ) [B] Overlaying is used to run a program which is longer than the address space of computer
[A] Macro definitions cannot appear within other	[B] Overlaying is used to run a program which is
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space</li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D]It is not possible to write interrupt service routines in a high level language</li> <li>mstances must reside in the main memory, is</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circu</li> <li>[A] text editor</li> <li>[C] linker</li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D]It is not possible to write interrupt service routines in a high level language</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C] Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circul</li> <li>[A] text editor</li> <li>[C] linker</li> <li>[E] none of the above</li> <li>6) Consider the following code fragment : If (fork ()= = 0)</li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D] It is not possible to write interrupt service routines in a high level language</li> <li>mstances must reside in the main memory, is 2 Marks GATE-CSE/IT-1993()</li> <li>[B] assembler</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circu</li> <li>[A] text editor</li> <li>[C]linker</li> <li>[E] none of the above</li> <li>6) Consider the following code fragment :</li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D] It is not possible to write interrupt service routines in a high level language</li> <li>mstances must reside in the main memory, is 2 Marks GATE-CSE/IT-1993()</li> <li>[B] assembler</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circul</li> <li>[A] text editor</li> <li>[C] linker</li> <li>[E] none of the above</li> <li>6) Consider the following code fragment :</li> <li>If (fork () = = 0)</li> <li>{         a = a + 5;         print f("%d, %d/n" a, &amp;a);         }         Else         {         </li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D] It is not possible to write interrupt service routines in a high level language</li> <li>mstances must reside in the main memory, is 2 Marks GATE-CSE/IT-1993()</li> <li>[B] assembler</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circular [A] text editor</li> <li>[C]linker</li> <li>[E] none of the above</li> <li>6) Consider the following code fragment : <ul> <li>If (fork () = = 0)</li> <li>a = a + 5;</li> <li>print f("%d, %d/n" a, &amp;a);</li> </ul> </li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D] It is not possible to write interrupt service routines in a high level language</li> <li>mstances must reside in the main memory, is 2 Marks GATE-CSE/IT-1993()</li> <li>[B] assembler</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circul</li> <li>[A] text editor</li> <li>[C] linker</li> <li>[E] none of the above</li> <li>6) Consider the following code fragment : <ul> <li>If (fork () = = 0)</li> <li>{</li> <li>a = a + 5;</li> <li>print f("%d, %d/n" a, &amp;a);</li> <li>}</li> <li>Else</li> <li>{</li> <li>a - 5;</li> <li>print f("%d, %d/n", a, &amp;a);</li> <li>}</li> <li>Letu, v be the values printed by the parent process, a</li> </ul> </li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D] It is not possible to write interrupt service routines in a high level language</li> <li>Instances must reside in the main memory, is 2 Marks GATE-CSE/IT-1993()</li> <li>[B] assembler</li> <li>[D] loader</li> </ul>
<ul> <li>[A] Macro definitions cannot appear within other macro definitions in assembly language programs</li> <li>[C]Virtual memory can be used to accommodate a program which is longer than the address space of a computer</li> <li>5) A part of the system software, which under all circul</li> <li>[A] text editor</li> <li>[C] linker</li> <li>[E] none of the above</li> <li>6) Consider the following code fragment : <ul> <li>If (fork ()= = 0)</li> <li>{</li> <li>a= a + 5;</li> <li>print f("%d, %d/n" a, &amp;a);</li> <li>Else</li> <li>{</li> <li>a-5;</li> <li>print f("%d, %d/n", a, &amp;a);</li> </ul> </li> </ul>	<ul> <li>[B] Overlaying is used to run a program which is longer than the address space of computer</li> <li>[D] It is not possible to write interrupt service routines in a high level language</li> <li>Instances must reside in the main memory, is 2 Marks GATE-CSE/IT-1993()</li> <li>[B] assembler</li> <li>[D] loader</li> </ul>

7) The Pand Voperations on counting semaphores, where s is a counting semaphore, are defined as follows :

P(s): s=s-1;Ifs <0then wait V(s): s = s + 1;If s< 0 then wakeup a process waiting on s; Assume that Pb and Vb, the wait and signal operationson binary semaphores are provided. Twobinary semaphores Xb and Yb are used to implement the semaphoreoperations P(s) and V(s) as follows : P(s):Pb(Xb);s = s - 1if (s < 0) { Vb (Xb); Pb(Yb); } elseVb (Xb): P(s) : Pb (Xb) ; s = s + 1: lf(s < = 0){ Vb(Yb): Vb(Xb); The initial values of Xb and Ybare respectively 2 Marks GATE-CSE/IT-2008() [B]0 and 1 [A] 0 and 0 [D]1 and 1 [C]1 and 0 8) Consider an instruction pipeline with five stages without any branch prediction: Fetch Instruction (FI), Decode Instruction (DI), Fetch Operand (FO), Execute Instruction (EI) and Write Operand (WO). The stage delays for FI, DI, FO, EI and WO are 5 ns, 7 ns, 10 ns, 8 ns and 6 ns, respectively. There are intermediate storage buffers after each stage and the delay of each buffer is 1 ns. A program consisting of 12 instructions  $l_1, l_2, l_3, \dots, l_{12}$  is executed in this pipelined processor. Instruction  $l_4$  is the only branch instruction and its branch target is <sup>fg</sup>. If the branch is taken during the execution of this program, the time (in ns) needed to complete the program is 2 Marks GATE-CSE/IT-2013() [A]132 [B] 165 [C]176 [D]328 9) Consider the following code fragment : If (fork () = = 0)

 ${a = a + 5; print f("%d, %d/n" a, &a); }$ Else {a- 5; print f("%d, %d/n", a, &a); }

Let u, v be the values printed by the parent process, and x, y be the values printed by the child process. Which one of the following is TRUE?

2 Marks GATE-CSE/IT-2005()

[A] u = x + 10 and v = y	$[B] u = x + 10 and v \neq y$
[C] u + 10 = x and v = y	$[D]u + 10 = x \text{ and } v \neq y$

10) On a non-pipelined sequential processor, a program segment, which is a part of the interrupt service routine, is given to transfer 500 bytes from an I/O device to memory.

 $\label{eq:linitializethe} Initialize the address register$ 

Initialize the count to 500

LOOP: Load a byte from device

Store in memory at address given by address register

Increment the address register

Decrement the count If count != 0 go to LOOP

Assume that each statement in this program is equivalent to a machine instruction which takes one clock cycle to execute if it is a non-load/store instruction. The load-store instructions take two clock cycles to execute.

The designer of the system also has an alternate approach of using the DMA controller to implement the same transfer. The DMA controller requires 20 clock cycles for initialization and other overheads. Each DMA transfer cycle takes two clock cycles to transfer one byte of data from the device to the memory. What is the approximate speedup when the DMA controller based design is used in place of the interrupt driven program based input-output?

2 Marks GATE-CSE/IT-2011()

[A]3,4	[B]4,4
[C]5,1	[D]6,7

Key Paper									
1.	В	2.	С	3.	С	4.	В	5.	Α
6.	с	7.	с	8.	С	9.	D	10.	Α